1. A circuit arrangement for suppressing an arc occurring during a switching process, comprising:
a current bypass path comprising a positive temperature coefficient (PTC) resistor and a fuse connected together in series;
a switch connected in parallel with the current bypass path; and
a circuit unit configured to limit a voltage drop across the fuse when the fuse has tripped, wherein the circuit unit is arranged
in parallel with the fuse.