US Pat. No. 9,907,205

HEAT DISSIPATION SYSTEM AND METHOD FOR STABLIZING THE HEAT DISSIPATION SYSTEM

ANPEC ELECTRONICS CORPORA...

1. A heat dissipation system, receiving a fan control signal from a control module, comprising:
a first fan module, including:
a first fan; and
a first fan driving circuit, generating a fan driving signal to drive the first fan;
wherein when the control module transmits a stopping signal to the first fan module, the first fan driving circuit decreases
a duty cycle of the fan driving signal driving the first fan according to the stopping signal;

wherein when the duty cycle of the fan driving signal driving the first fan is less than or equal to a first predetermined
duty cycle, within a first working time, the first fan driving circuit decreases the duty cycle of the fan driving signal
driving the first fan to zero by subtracting one predetermined duty interval from the duty cycle of the fan driving signal
driving the first fan every predetermined working time interval.

US Pat. No. 9,602,030

MOTOR DRIVE CIRCUIT AND MOTOR THEREOF

ANPEC ELECTRONICS CORPORA...

1. A motor drive circuit, comprising:
a resistor module, configured for operatively receiving an input voltage, and generating at least one parameter voltage, wherein
the parameter voltage is configured for operatively determining a motor speed curve of a motor;

a multiplexer coupled to the resistor module, configured for operatively receiving the parameter voltage;
a data control unit coupled to the multiplexer, configured for operatively controlling the multiplexer to output the parameter
voltage;

an analog-to-digital converter coupled to the multiplexer and the data control unit, configured for operatively receiving
the parameter voltage and converting the parameter voltage to digital form, and then outputting the digital parameter voltage
to the data control unit; and

a register coupled to the data control unit, configured for operatively storing the digital parameter voltage outputted by
the data control unit;

wherein a controller determines the motor speed curve according to the digital parameter voltage stored in the register, and
drives the motor in response to the motor speed curve to avoid noise generated during rotation of the motor from interfering
with the motor;

wherein after the register stores the digital parameter voltage, the data control unit outputs a switch signal to the controller,
such that the controller enters an operation mode.

US Pat. No. 9,184,684

MOTOR DRIVING CIRCUIT AND METHOD THEREOF

Anpec Electronics Corpora...

1. A motor driving circuit for driving a motor, comprising:
a driving-stage circuit, for converting an input voltage into a first output voltage and a second output voltage, the driving-stage
circuit comprising:

an input terminal, for receiving the input voltage;
a first output terminal, for outputting the first output voltage;
a second output terminal, for outputting the second output voltage;
a first transistor, coupled between the input terminal and the first output terminal, for switching a conducting condition
between the input terminal and the first output terminal according to a first transistor control signal;

a second transistor, coupled between the first output terminal and a ground terminal, for switching a conducting condition
between the first output terminal and the ground terminal according to a second transistor control signal;

a third transistor, coupled between the input terminal and the second output terminal, for switching a conducting condition
between the input terminal and the second output terminal according to a third transistor control signal; and

a fourth transistor, coupled between the second output terminal and the ground terminal, for switching a conducting condition
between the second output terminal and the ground terminal according to a fourth transistor control signal;

an output stage circuit, coupled to one of the first and the second output terminals, for converting only one of the first
output voltage and or the second output voltage into a motor speed signal;

a control unit, coupled to the first, the second, the third and the fourth transistors and the output stage circuit, for generating
the first, the second, the third and the fourth transistor control signals to control the first, the second, the third and
the fourth transistors respectively; and

a pulse width modulation (PWM) signal generation unit, coupled to the control unit, for generating a PWM signal;
wherein the control unit generates the first, the second, the third and the fourth transistor control signals according to
the PWM signal,

wherein the output stage circuit comprises:
a first resistor, coupled to either the first or the second output terminal;
a second resistor, coupled to the first resistor and the ground terminal; and
a fifth transistor, comprising:
a base end, coupled to the first and the second resistors;
an emitter end, coupled to the ground terminal; and
a collector end, coupled to the control unit.

US Pat. No. 9,154,031

CURRENT MODE DC-DC CONVERSION DEVICE WITH FAST TRANSIENT RESPONSE

Anpec Electronics Corpora...

1. A current mode DC-DC conversion device with fast transient response, comprising:
a DC-DC converter, including an inductor and at least one power switch, wherein the power switch is coupled to the inductor,
and the DC-DC converter converts an input voltage into an output voltage;

a pulse width control unit, coupled to the power switch;
a current feedback circuit, for detecting a current passing through the inductor, and for generating a current feedback signal
according to the current passing through the inductor;

a fast transient feedback circuit, for generating a transient feedback signal according to a first voltage feedback signal,
wherein the first voltage feedback signal is responding to the output voltage;

a first error amplifier, for amplifying a difference value between the a second voltage feedback signal and a reference signal
to generate an error amplification signal, wherein the second voltage feedback signal is responding to the output voltage;

an adder, for adding the current feedback signal and the transient feedback signal to generate a modifying current feedback
signal; and

a comparator, for comparing the error amplification signal with the modifying current feedback signal to generate a comparison
signal, and providing the comparison signal to the pulse width control unit, wherein the pulse width control unit controls
a duty cycle of the power switch of the DC-DC converter according to the comparison signal;

wherein when the DC-DC converter changes from light load to heavy load, the modifying current feedback signal is pulled down
by adding the transient feedback signal, and the pulse width control unit increases the duty cycle of the power switch.

US Pat. No. 9,379,607

CONTROL MODULE OF CONSTANT ON-TIME MODE AND VOLTAGE CONVERTING DEVICE THEREOF

Anpec Electronics Corpora...

1. A control module of constant on-time mode for a voltage converting device, the control module comprising: a comparing unit,
comprising: a first positive input end, for receiving an enhanced feedback voltage; a first negative input end, for receiving
a comparing voltage; and a first output end, for generating a comparing signal; a feedback voltage generating unit, for generating
the enhanced feedback voltage according to a voltage difference between a first reference voltage and a feedback voltage corresponding
to an output voltage of the voltage converting device; a comparing voltage generating unit, comprising: a first resistor,
coupled between the first negative input end and a second reference voltage; a first capacitor, coupled to between the first
negative input end and the ground; a current source, coupled to the first negative input end and a first end; and a switch,
for controlling the connection between the first end and the ground according to a control signal of controlling the voltage
converting device to adjust the output voltage; and an adjusting unit, coupled to the first positive input end and the second
reference voltage for acquiring an average voltage of the enhanced feedback voltage and adjusting the first reference voltage
to be a sum of a voltage difference between the average voltage and the second reference voltage and a third reference voltage.

US Pat. No. 9,512,845

POSITIVE AND NEGATIVE ROTATION CONTROL CIRCUIT AND FAN SYSTEM

ANPEC ELECTRONICS CORPORA...

1. A positive and negative rotation control circuit, which is started based on a start signal, and then configured for controlling
a fan motor after being started for a delay time, and the positive and negative rotation control circuit comprising:
an oscillation circuit, having an end connecting an external component or being floating, and configured for generating a
fan signal at the end to transform the fan signal to a clock signal;

an input stage circuit, electrically connected to the end of the oscillation circuit, and configured for generating a voltage
signal based on the voltage level of the fan signal;

a switching circuit, electrically connected to the oscillation circuit and the input stage circuit, and configured for outputting
a control signal according to the voltage signal and the clock signal, wherein when the switching circuit receives the voltage
signal indicating a first logic, outputs the control signal indicating positively rotating the fan motor, and when the switching
circuit receives the voltage signal indicating a second logic, determines whether the clock signal is an oscillation signal,
wherein when the clock signal is the oscillation signal, the switching circuit generates the control signal indicating negatively
rotating the fan motor for a reverse time, and then generating the control signal indicating positively rotating the fan motor
after the reverse time; and

a driving circuit, electrically connected to the switching circuit, and configured for positively or negatively rotating the
fan motor after the delay time according to the control signal.

US Pat. No. 9,496,788

MULTI-PHASE BOOST CONVERTER WITH PHASE SELF-DETECTION AND DETECTING CIRCUIT THEREOF

ANPEC ELECTRONICS CORPORA...

1. A multi-phase boost converter with phase self-detection, comprising:
M switching circuits, each of the switching circuits having an input end and an output end, wherein N inductors are respectively
coupled in parallel between the input ends and an input voltage, and the output ends are coupled to an output voltage;

a capacitor, coupled between the output voltage and a grounding voltage;
a control circuit, controlling conduction/cutoff status of the switching circuits according to a feedback voltage corresponding
to the output voltage; and

a detecting circuit, coupled between the input ends and the control circuit, the detecting circuit detecting the conduction
status between the input voltage and each of the input ends, for outputting a first control signal accordingly;

wherein the control circuit selectively controls at least one of the switching circuits according to the first control signal,
M is a positive integer which is greater than one, N is a positive integer less than or equal to M.

US Pat. No. 9,407,087

OVER VOLTAGE PROTECTION CIRCUIT AND ELECTRONIC SYSTEM FOR HANDLING HOT PLUG

Anpec Electronics Corpora...

1. An over voltage protection circuit, comprising:
an input end, coupled to an input power via a hot-plug port, for receiving an input voltage provided by the input power; and
a driving module, coupled between the input end and a ground end, for generating a discharging current when a turning-on of
the hot-plug port causes the input voltage to be larger than a predefined voltage, to reduce the input voltage to the predefined
voltage;

wherein the driving module comprises:
a voltage regulating module, for generating a fixed voltage;
a p-channel metal-oxide-semiconductor field-effect transistor (PMOS), comprising a source, coupled to the input end; a drain,
coupled to the ground end; and a gate, coupled to the voltage regulating module, for receiving the fixed voltage via the gate,
to operate according to the fixed voltage;

an n-channel metal-oxide-semiconductor field-effect transistor (NMOS), and the NMOS comprises a source, coupled to the ground
end; a drain, coupled to the drain of the PMOS; and a gate; and

a control circuit, coupled to the gate of the NMOS, for turning on the NMOS when the input voltage is larger than a predefined
voltage;

wherein the PMOS and the NMOS are an upper gate switch and a lower gate switch of a motor driver or a fan driver, and the
control circuit further comprises:

a tracking PMOS, comprising a source, coupled to the input end; a drain; and a gate, coupled to the voltage regulating module,
for receiving the fixed voltage via the gate, to operate according to the fixed voltage; and

a tracking current source, coupled between the ground end and the drain of the tracking PMOS;
wherein the gate of the NMOS is coupled between the drain of the tracking PMOS and the tracking current source.

US Pat. No. 9,337,733

ADAPTIVE PRE-CHARGE VOLTAGE CONVERTER

Anpec Electronics Corpora...

1. A voltage converting device, comprising:
a feedback module, for generating a comparing signal according to a feedback voltage and a reference voltage;
a pulse-width-modulation module, for generating a driving signal according to comparing signal;
a voltage converting module comprising:
a low-side switch for controlling a connection between a node and ground according to driving signal;
a high-side switch for controlling a connection between the node and an output end according to a control signal;
an inductor coupled between the node and an input end;
a feedback voltage generating unit for generating feedback voltage according to an output voltage of output end and a ratio;
an adaptive current generating unit for generating a current signal according to an adjusting signal; and
a control unit for selecting driving signal or current signal as the control signal according to output voltage and an input
voltage; and

a current adjusting module for generating the adjusting signal according to the comparing signal.

US Pat. No. 9,274,148

VOLTAGE DETECTION CIRCUIT

Anpec Electronics Corpora...

1. A voltage detection circuit, for detecting an input voltage generated by an input voltage generator, the voltage detection
circuit comprising:
a reference resistor, comprising a first terminal and a second terminal, wherein the first terminal is utilized for receiving
a first voltage;

a reference transistor, comprising a first terminal, a second terminal and a control terminal, wherein the first terminal
of the reference transistor is coupled to the second terminal of the reference resistor, and the control terminal of the reference
transistor is utilized for receiving a second voltage;

a comparator, comprising a first input terminal and a second input terminal, wherein the first input terminal is coupled to
the second terminal of the reference transistor for receiving a converted voltage, the second input terminal is utilized for
receiving the second voltage, and the comparator is utilized for generating an output voltage according to the converted voltage
and the second voltage; and

a voltage dropping circuit series, comprising a plurality of voltage dropping circuits connected in a sequence, wherein a
terminal of the voltage dropping circuit series is coupled to the input voltage generator, another terminal of the voltage
dropping circuit series is coupled between the first input terminal of the comparator and the second terminal of the reference
transistor, and the plurality of voltage dropping circuits are utilized for generating a plurality of voltage drops to convert
the input voltage into the converted voltage;

wherein the output voltage of the comparator indicates whether the input voltage matches a specific multiple of a voltage
difference between the first voltage and the second voltage, and the specific multiple relates to a number of the plurality
of voltage dropping circuits.

US Pat. No. 9,253,575

POWER MANAGEMENT SYSTEM AND METHOD THEREOF

Anpec Electronics Corpora...

1. A power management system coupled to a speaker module, the power management system comprising:
a monitor module, configured to measure a current signal and a voltage signal corresponding to the speaker module to obtain
a real-time impedance information corresponding to the speaker module;

a reception module, configured to receive an audio analogy signal to be transformed into an audio digital signal, wherein
the audio analogy signal is a time-domain signal and the audio digital signal is a frequency-domain signal;

a prediction module, coupled to the monitor module and the reception module and predetermined an initial audio information,
configured to generate a power prediction information according to the initial audio information, the real-time impedance
information and the audio digital signal;

a control module, coupled to the reception module and predetermined a human hearing model information, configured to generate
a control signal according to the audio digital signal and the human hearing model information; and

a power adjustment module, coupled to the prediction module, the reception module and the control module, configured to correspondingly
output an adjustment audio signal to the speaker module according to the power prediction information, the audio digital signal
and the control signal, so as to perform a broadcast operation of the speaker module.

US Pat. No. 9,651,959

SINGLE-INDUCTOR DUAL-OUTPUT (SIDO) POWER CONVERTER FOR HYSTERESIS CURRENT CONTROL MODE AND CONTROL METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

1. A Single-Inductor Dual-Output (SIDO) power converter used in a Hysteresis Current Control Mode, comprising:
an upper bridge transistor, connected between a first output end and an input voltage;
a lower bridge transistor, connected between a second output end and a grounding voltage; and
an inductor, connected between the first output end and the second output end;
an error amplifying circuit, connected to the first output end and the second output end and configured to receive a first
output voltage and a second output voltage and to respectively compare the received first output voltage and the received
second output voltage with a first reference voltage and a second reference voltage, so as to generate a first loading signal
and a second loading signal;

a detecting circuit, connected to the upper bridge transistor and configured to receive a detecting value and compare the
detecting value respectively with an upper limit threshold and a lower limit threshold, so as to generate a first control
signal and a second control signal; and

a control circuit, connected to the error amplifying circuit and the detecting circuit and configured to receive the first
loading signal, the second loading signal, the first control signal and the second control signal, and to respectively control
a tuning on or off of the upper bridge transistor and the lower bridge transistor according to the received first loading
signal, the received second loading signal, the received first control signal and the received second control signal;

wherein the control circuit comprises:
a first flip flop, configured to receive the first control signal and the second control signal respectively via its set end
and its reset end, and to output a first output signal and a second output signal respectively via its positive input end
and its negative input end;

an EXCLUSIVE-NOR gate, configured to receive the first loading signal and the second loading signal respectively via its two
input ends, and to output a third output signal via its output end;

a NOR gate, configured to receive the first loading signal and the second loading signal via its two input ends, and to output
a fourth output signal via its output end;

an AND gate, configured to receive the first output signal and the fourth output signal respectively via its two input ends,
and to output a setting signal via its output end;

a first OR gate, configured to receive the first loading signal and the third output signal respectively via its two input
ends, and to output a fifth output signal via its output end;

a second OR gate, configured to receive the second loading signal and the third output signal respectively via its two input
ends, and to output a sixth output signal via its output end;

a second flip flop, configured to receive the fifth output signal and the second output signal respectively via its set end
and its reset end, and to output a first reset signal via its positive output end;

a third flip flop, configured to receive the sixth output signal and the second output signal respectively via its set end
and its reset end, and to output a second reset signal via its positive output end;

a fourth flip flop, configured to receive the setting signal and the first reset signal respectively via its set end and its
reset end, and to output a first switch control signal via its positive output end to turn on or off the upper bridge transistor;
and

a fifth flip flop, configured to receive the setting signal and the second reset signal respectively via its set end and its
reset end, and to output a second switch control signal via its positive output end to turn on or off the lower bridge transistor.

US Pat. No. 9,111,770

POWER SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF

Anpec Electronics Corpora...

1. A power semiconductor device, comprising:
a cell region on a semiconductor substrate;
at least one transistor device disposed in the cell region;
a peripheral termination region surrounding the cell region;
a transition region interposed between the cell region and the peripheral termination region;
a guard ring doping region in the transition region;
a gate structure disposed on the guard ring doping region;
a field oxide layer on the peripheral termination region;
a field plate on the field oxide layer;
a plurality of islands of first epitaxial layer disposed in the peripheral termination region; and
a grid-shaped second epitaxial layer in the peripheral termination region, the grid-shaped second epitaxial layer surrounds
each of the plurality of islands of first epitaxial layer to thereby separate the plurality of islands of first epitaxial
layer from one another.

US Pat. No. 9,110,482

SWITCHING REGULATOR CONTROL METHOD

Anpec Electronics Corpora...

1. A control method for preventing an output voltage of a buck switching regulator from falling when an input voltage of the
buck switching regulator falls, the control method comprising:
converting the input voltage into a charging current;
determining a duty cycle of the buck switching regulator according to the charging current and the output voltage; and
adjusting a switching frequency of a pulse width modulation signal in the buck switching regulator when the input voltage
falls to a specific voltage and an off time of the pulse width modulation signal reaches a minimum value, in order to change
the duty cycle to prevent the output voltage from falling.

US Pat. No. 9,543,826

AUDIBLE NOISE AVOIDING CIRCUIT AND DC-DC BOOST CONVERTER HAVING THE SAME

Anpec Electronics Corpora...

1. An audible noise avoiding circuit, used for a DC-DC boost converter having an inductor coupled between an input voltage
node and a phase node, a first switch coupled between the phase node and an output voltage node, a capacitor coupled between
the output voltage node and a ground and a second switch coupled between the phase node and the ground, the audible noise
avoiding circuit comprising:
a timing controller having a timing capacitor charged by a current source, the timing controller coupled to the first control
node and the second control node, the timing controller discharging the timing capacitor to a low voltage when receiving a
first switching signal controlling the first switch and a second switching signal controlling the second switch; and

a linear regulator, having a sink output stage, a compensation unit and an operational amplifier, the sink output stage coupled
to the output voltage node, an inverted input terminal of the operational amplifier receiving a threshold voltage, a non-inverted
input terminal of the operational amplifier receiving the voltage of the timing capacitor, an output terminal of the operational
amplifier coupled to the compensation unit and a control terminal of the sink output stage, wherein when the voltage of the
timing capacitor is higher than the threshold voltage the operational amplifier outputs a control voltage to the compensation
unit and the control terminal of the sink output stage, the compensation unit compensates the control voltage for gradually
turning on the sink output stage in order to gradually reduce the voltage of the output voltage node;

wherein a predetermined charging time interval is defined by the time interval of charging the timing capacitor from the low
voltage to the threshold voltage, the reciprocal of the predetermined time interval is a frequency in the ultrasonic wave
frequency range.

US Pat. No. 9,543,864

MOTOR DRIVING CIRCUIT WITH POWER REVERSAL PROTECTION AND FAN DEVICE

ANPEC ELECTRONICS CORPORA...

1. A motor driving circuit with power reversal protection, adapted for driving a motor, and the motor driving circuit comprising:
a full bridge circuit, electrically connected between the motor and a ground end;
a control circuit, electrically connected to the full bridge circuit, and configured for controlling the phase commutation
of the full bridge circuit according to two hall signals, to generate a plurality of driving voltage signals in the full bridge
circuit and to accordingly control the operation of the motor; and

a reversal protection circuit, electrically connected among a supply end, the full bridge circuit, and the control circuit,
and the reversal protection circuit comprising:

a LDMOS, having a drain end, source end, and a gate end, the drain end electrically connected to the supply end, and the source
end electrically connected to the full bridge circuit;

a voltage pull-down element, electrically connected between the gate end and the ground end, and used for decreasing the voltage
of the gate end; and

a clamp element, electrically connected between the gate end and the full bridge circuit, and used for limiting the voltage
of the gate end to being above a clamp voltage, so that the voltage difference between the source end and the gate end is
less than a predefined low voltage;

wherein when the supply end is connected to ground through a ground line of a power supply and the ground end receives a power
generated from a power line of the power supply, the voltage difference between the source end and the gate end is less than
a turn-on voltage, to turn off the LDMOS.

US Pat. No. 9,325,266

DC MOTOR CONTROL METHOD AND DC MOTOR CONTROL CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A DC motor control method, comprising:
comparing a first periodic signal and a second periodic signal for generating a control signal, wherein the frequency of the
first periodic signal is lower than the frequency of the second periodic signal; and

configuring the amplitudes of the first periodic signal and the second periodic signal according to the needed speed of the
DC motor, wherein increasing the ratio of the amplitude of the first periodic signal to the amplitude of the second periodic
signal when the needed speed of the DC motor is increased, and decreasing the ratio of the amplitude of the first periodic
signal to the amplitude of the second periodic signal when the needed speed of the DC motor is decreased.

US Pat. No. 9,048,675

CHARGING CIRCUIT FOR CAPACITOR

Anpec Electronics Corpora...

1. A charging circuit for a capacitor comprising:
a current mirror module comprising a first branch circuit, a second branch circuit and a third branch circuit for providing
a plurality of output currents respectively;

a switching module coupled to the first branch circuit and the second branch circuit for determining a conducting condition
of the switching module according to the plurality of output currents of the first branch circuit and the second branch circuit;
and

an active loading circuit coupled to the third branch circuit and the switching module for adjusting a current passing through
the active loading circuit according to the conducting condition of the switching module;

wherein one end of the capacitor is coupled to the first branch circuit and the switching module to perform a charging process
according to the output current of the first branch circuit;

wherein the switching module further comprises a first transistor and a second transistor to determine the conducting conditions
of the first transistor and the second transistor according to the plurality of output currents of the first branch circuit
and the second branch circuit.

US Pat. No. 9,564,809

ZERO CURRENT DETECTING CIRCUIT AND METHOD AND RELATED SYNCHRONOUS SWITCHING POWER CONVERTER

Anpec Electronics Corpora...

1. A zero current detecting circuit, comprising:
a first zero current comparator for determining current variation on an inductor of a synchronous switching power converter
so as to output a zero current signal to turn off a down-bridge transistor of the synchronous switching power converter;

a second zero current comparator for determining whether the first zero current comparator turns off the down-bridge transistor
too early or too late, and outputting a comparison result;

a counter coupled to the second zero current comparator for ascending or descending a control bit according to the comparison
result; and

an adjustable delay unit coupled to the first zero current comparator and the counter for adjusting a delay time according
to the control bit, and delaying and outputting the zero current signal according to the delay time, to compensate a negative
offset voltage by delay.

US Pat. No. 9,490,739

FAN SYSTEM—ROTATION SPEED CONTROL CIRCUIT AND METHOD FOR ROTATION SPEED ERROR AUTO-CALIBRATION THEREOF

Anpec Electronics Corpora...

1. A rotation speed control circuit with function of auto-calibrating rotation speed error, comprising:
a first multiplexer, connected to a calibration clock signal and a rotation speed clock signal, for outputting a first switch
signal according to a mode switch signal, wherein after an edge-trigger detector receives the first switch signal, the edge-trigger
detector respectively outputs a second switch signal and a third switch signal with high voltage level when the first switch
signal is in high voltage level;

a second multiplexer, connected to a calibration voltage and a reference voltage, for outputting a target voltage according
to the mode switch signal;

an error amplifier, connected to an external capacitor and the second multiplexer, for outputting an error voltage according
to a capacitor voltage and the target voltage;

a current compensation circuit, having a preset current value, connected to the first switch signal, the current compensation
circuit adjusting a first current so as to compensate the external capacitor;

a sampling and hold circuit, connected to the error amplifier, for receiving the second switch signal and accordingly sampling
the error voltage and maintaining for a period of time, and outputting an sampling and hold voltage signal; and

a comparator, receiving a preset triangular wave signal and the sampling and hold voltage signal and accordingly performing
comparison operation so as to output a PWM rotation speed signal,

wherein in a calibration mode, the first and the second multiplexer choose the calibration clock signal and the calibration
voltage respectively according to the mode switch signal and the rotation speed control circuit adjusts current value of the
first current, wherein when the capacitor voltage of the external capacitor is larger than or equal to the target voltage,
a calibration task is finished and voltage level of the error voltage is changed to high voltage level so that the current
compensation circuit stops adjusting current value of the first current for compensating the external capacitor;

wherein the current compensation circuit makes current value of the first current increase gradually so as to increase the
capacitor voltage until the capacitor voltage is equal to the target voltage, for compensating change of the external capacitor.

US Pat. No. 9,130,498

FAN SYSTEM—SINGLE-PHASE DC MOTOR CONTROL CIRCUIT AND CONTROL METHOD THEREOF

Anpec Electronics Corpora...

1. A single-phase DC motor control circuit, comprising:
a logic circuit, connected to a phase-changing signal, for detecting voltage level of the phase-changing signal and outputting
a first logic signal, a second logic signal, a third logic signal and a fourth logic signal, wherein phase of the first logic
signal is opposite to that of the second logic signal;

a switching circuit, connected to the logic circuit, for receiving a pulse width modulation signal, the first logic signal,
the second logic signal, wherein the switching circuit generates a first direction driving signal according to the pulse width
modulation signal and the first logic signal, and generates a second direction driving signal according to the pulse width
modulation signal and the second logic signal; and

a driving circuit, connected to the logic circuit and the switching circuit, for receiving the first direction driving signal
and the fourth logic signal and accordingly transmitting a first output signal to a single-phase DC motor, and the driving
circuit receiving the second direction driving signal and the third logic signal and accordingly transmitting a second output
signal to the single-phase DC motor;

wherein the first output signal and the second output signal are sinusoidal signal with positive half-wave, and phase difference
between the first output signal and the second output signal is 180 degrees.

US Pat. No. 9,099,321

METHOD FOR FABRICATING POWER SEMICONDUCTOR DEVICE

Anpec Electronics Corpora...

1. A method for fabricating a power semiconductor device, comprising:
providing a semiconductor substrate;
forming an epitaxial layer on the semiconductor substrate;
forming a hard mask layer on the epitaxial layer;
forming at least one first opening in the hard mask layer;
etching the epitaxial layer through the first opening to form at least one first trench;
trimming the hard mask layer to enlarge the first opening to a second opening such that upper corners of the first trench
are revealed;

filling the first trench with a doped layer, said doped layer being direct contact with revealed said upper corners of the
first trench;

performing a thermal drive-in process to diffuse dopants from the doped layer into the epitaxial layer to thereby form a diffusion
region in the first trench, wherein the diffusion region comprises a first region that is closer to surface of the first trench
and a second region that is formed deeper into the epitaxial layer; and

performing a dry etching process, using the trimmed hard mask layer as an etching hard mask, to completely etch away the doped
layer and the epitaxial layer in the first region, thereby forming a second trench.

US Pat. No. 9,602,036

MOTOR SPEED CURVE CONTROL CIRCUIT AND MOTER THEREOF

ANPEC ELECTRONICS CORPORA...

8. A motor, comprising:
a motor speed curve control circuit, the motor speed curve control circuit storing a plurality of motor speed curves for adjusting
the speed of the motor according to the motor speed curves, wherein each of the motor speed curve is related to a duty cycle
of a first pulse width modulation signal and the speed of the motor, the motor speed curve control circuit comprising:

a divider resistor module, configured to generate at least a turning-point voltage and at least a parameter voltage, wherein
each of the motor speed curves has a multi-stage slope;

an analog-to-digital converter, connected to the divider resistor module, and configured to convert the turning-point voltage
in a digital form;

an arithmetic unit, connected to the analog-to-digital converter and a pulse width modulation signal generating unit, and
configured to choose one of the motor speed curves according to the parameter voltage and then adjust a slope of the motor
speed curve according to the turning-point voltage to make the adjusted motor speed curve become linear; and

a control unit, connected to the motor speed curve control circuit, configured to control a full-bridge circuit according
to a second pulse width modulation signal output by the arithmetic unit for making the motor rotate;

wherein the arithmetic unit sets the speed corresponding to the turning-point voltage as the speed within a first preset duty
cycle of the motor speed curve to make the adjusted motor speed curve become linear, and then the arithmetic unit outputs
the second pulse width modulation signal according to the adjusted motor speed curve for driving the motor.

US Pat. No. 9,871,477

MOTOR SPEED CONTROL CIRCUIT AND CONTROL METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

1. A motor speed control circuit, comprising:
a voltage-dividing module, comprising a first resistor unit and a second resistor unit, wherein a first terminal of said first
resistor unit receives a supply voltage, a first terminal of said second resistor unit is coupled to a second terminal of
said first resistor unit;

a first analog-to-digital converter, coupled to a first terminal of said first resistor unit, for receiving said supply voltage,
and converting said supply voltage into a digital supply voltage;

a second analog-to-digital converter, coupled to a first terminal of said second resistor unit, for receiving a divided voltage
generated by said voltage-dividing module, and converting said divided voltage into a digital divided voltage, wherein said
divided voltage is associated with a resistance ratio between said first resistor unit and said second resistor unit; and

an operation module, coupled to said first analog-to-digital converter and said second analog-to-digital converter, said operation
module receiving said digital divided voltage and determining a motor speed curve according to said resistance ratio, said
operation module generating a first pulse width modulation signal according to said motor speed curve and said digital supply
voltage to drive a motor, wherein said motor speed curve is associated with said supply voltage and a rotational speed of
said motor;

wherein said operation module selects one from a plurality of motor speed curves according to said resistance ratio, and said
operation module calculates said rotational speed according to an equation corresponding to said one from said plurality of
motor speed curves, wherein said motor speed curves have different slopes associated with said resistance ratio;

wherein said operation module is further coupled to a pulse width modulation signal generation unit, said pulse width modulation
signal generation unit outputs an input pulse width modulation signal to said operation module, wherein a switching unit of
said operation module switches said operation module to a pulse width driven (PW-driven) mode or a voltage-driven mode according
to a logic level of said input pulse width modulation signal.

US Pat. No. 9,350,241

BUCK CONVERTER AND CONTROL METHOD THEREFOR

ANPEC ELECTRONICS CORPORA...

1. A buck converter, stepping-down an input voltage to an output voltage, comprising:
a high-side N-type MOSFET switch, the drain electrode of the high-side N-type MOSFET switch coupled to the input voltage;
a low-side N-type MOSFET switch, the drain electrode of the low-side N-type MOSFET switch coupled to the source electrode
of the high-side N-type MOSFET switch, the source electrode of the low-side N-type MOSFET switch coupled to a ground, wherein
the high-side N-type MOSFET switch and the low-side N-type MOSFET switch have complementary duty cycles;

an output filter, coupled to the source electrode of the high-side N-type MOSFET switch and the drain electrode of the low-side
N-type MOSFET switch, providing the output voltage;

a control circuit, controlling the high-side N-type MOSFET switch and the low-side N-type MOSFET switch;
a boot-strap capacitor, a first terminal of the boot-strap capacitor coupled to a regulating voltage, a second terminal of
the boot-strap capacitor coupled to the source electrode of the high-side N-type MOSFET switch, the boot-strap capacitor being
charged by the regulating voltage, the voltage of the first terminal of the boot-strap capacitor being provided to the control
circuit for generating a gate driving signal controlling the high-side N-type MOSFET switch, wherein the voltage of the gate
driving signal is larger than the input voltage; and

a disabling circuit, coupling to the boot-strap capacitor and the control circuit, the disabling circuit sensing the voltage
across the boot-strap capacitor, and generating a control signal to control the control circuit for continuously turning off
the high-side N-type MOSFET switch when the voltage crossing the boot-strap capacitor is less than a threshold voltage, and
comprising:

a determining unit, coupled to the boot-strap capacitor, determining whether the voltage across the boot-strap capacitor is
less than the threshold voltage and generating the control signal accordingly; and

a discharge unit, coupled to the boot-strap capacitor and the determining unit, wherein the discharge unit discharges the
boot-strap capacitor to make the voltage across the boot-strap capacitor be zero according to the control signal when the
voltage across the boot-strap capacitor is less than the threshold voltage.

US Pat. No. 9,257,835

OUTPUT-STAGE CIRCUIT AND METHOD FOR OVER CURRENT PROTECTION THEREOF AND AUDIO AMPLIFY SYSTEM

Anpec Electronics Corpora...

1. An output-stage circuit, comprising:
a high-side output driver, electrically connected to a system voltage and a first control signal;
a first body selector, electrically connected to the high-side output driver, and the first body selector receiving a first
reference voltage and the system voltage;

a low-side output driver, electrically connected to a ground voltage and a second control signal, wherein the high-side output
driver is directly connected to the low-side output driver and generating an output voltage;

a second body selector, electrically connected to the low-side output driver, and the second body selector receiving a second
reference voltage and the ground voltage; and

an inductor, having an end electrically connected to the output voltage, and another end electrically connected to a third
reference voltage, and there is an output current flowing through the inductor,

wherein, when the output current is larger than a current threshold value so that the low-side output driver generates an
overcurrent, the low-side output driver controlled by the second control signal is disabled and the high-side output driver
controlled by the first control signal is enabled so as to create a first current channel of low impedance, and then changes
current of the output current and accordingly to reduce the spiking voltage of the output voltage after an overcurrent prevention
started by the low-side output driver,

when the output current is larger than the current threshold value so that the high-side output driver generates an overcurrent,
the high-side output driver controlled by the first control signal is disabled, and the low-side output driver controlled
by the second control signal is enabled so as to create a second current channel, and then changes current of the output current
and a current path and accordingly to reduce the output current and a voltage spiking of the output voltage after an overcurrent
prevention started by the high-side output driver.

US Pat. No. 9,154,037

CURRENT-MODE BUCK CONVERTER AND ELECTRONIC SYSTEM USING THE SAME

Anpec Electronics Corpora...

1. A current-mode buck converter, comprising:
an oscillator, generating an oscillation signal;
an input terminal, receiving an input voltage;
an output terminal, receiving an output voltage;
a feedback module, connected to the output terminal, and the feedback module generating a feedback signal according to the
output voltage;

a switch module, determining an electric connection of the input terminal, ground voltage and the output terminal according
to a next-stage switch signal;

a current detecting circuit, connected to the input terminal so as to receive an input current, for generating an image current;
a slope compensating circuit, receiving a pre-stage switch signal and accordingly generating a slope compensating current;
a detection resistor, having a first terminal electrically connected to the current detecting circuit and the slope compensating
circuit, for transforming a sum of the image current and the slope compensating current to a detection voltage;

an error amplifier, connected to the feedback module, for amplifying a difference of the feedback signal and a first reference
voltage so as to generate a difference voltage;

a modulation compensating circuit, connected to the error amplifier, for compensating frequency response of the current-mode
buck converter according to the difference voltage and then generating a compensation voltage, wherein the modulation compensating
circuit comprises:

a compensation switch, having a control terminal receiving a mode switch signal and accordingly making one terminal of the
compensation switch be switched to one of a PWM terminal and a PFM terminal;

a compensation resistor, having one terminal connected to another terminal of the compensation switch; and
a compensation capacitor, having a first terminal connected to another terminal of the compensation resistor, having a second
terminal connected the ground voltage,

a first comparator, having an non-positive input end electrically connected to the first terminal of the detection resistor
to receive the detection voltage and comparing the detection voltage with the compensation voltage so as to generate a PWM
signal accordingly;

a second comparator, receiving and comparing the compensation voltage with a threshold voltage, and transmitting a sleep-trigger
signal with high voltage level to the current detecting circuit and the slope compensating circuit for disabling the current
detecting circuit and the slope compensating circuit when the compensation voltage is smaller than the threshold voltage;

a modulation control circuit, connected to the oscillator, the slope compensating circuit, the first comparator and the second
comparator, for generating the pre-stage switch signal according to the PWM signal and the oscillation signal;

a zero-crossing detecting circuit, connected to switch module, for detecting current; and
a buffer, having an input end electrically connected to the first terminal of the detection resistor and an output end electrically
connected to the PFM terminal, to receive the detection voltage and output the detection voltage to the PFM terminal,

wherein when the current-mode buck converter enters into a pulse frequency modulation mode from a pulse width modulation mode,
one terminal of the compensation switch is switched and connected to the PFM terminal from the PWM terminal for receiving
the detection voltage, and voltage level of the detection voltage is equal to voltage level of the compensation voltage at
this time, and thus reduces switch loss of the current-mode buck converter and stabilizes a transition between the pulse frequency
modulation mode and the pulse width modulation mode.

US Pat. No. 9,743,475

OPERATION METHOD FOR LED DIMMING DEVICE

ANPEC ELECTRONICS CORPORA...

1. An operation method for an LED dimming device, comprising:
step A: sampling a pulse width modulation signal, and respectively counting a time period when the pulse width modulation
signal is at high level and a time period when the pulse width modulation signal is at low level, wherein a first counter
of a counter module increases a first counting value when the pulse width modulation signal is at high level and a second
counter of the counter module increases a second counting value when the pulse width modulation signal is at low level;

step B: determining whether a rising edge of the pulse width modulation signal is detected;
step C: calculating a duty cycle of the pulse width modulation signal according to the first counting value and the second
counting value stored in the counter module when the rising edge of the pulse width modulation signal is detected;

step D: after calculating the duty cycle, resetting the first counting value and the second counting value of the counter
module; and

step E: driving an LED module according to the duty cycle;
wherein in the step C, a duty-cycle calculating unit calculates and obtains the duty cycle by dividing the first counting
value by the sum of the first counting value and the second counting value, when the first counting value stored in the first
counter is less than the first preset value and the second counting value stored in the second counter is less than the second
preset value.

US Pat. No. 9,577,566

MOTOR DRIVING CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A motor driving circuit, adapted for driving a motor, and the motor driving circuit comprising:
a full bridge circuit, electrically connected to the motor, and configured for receiving an input voltage;
a control circuit, electrically connected to the full bridge circuit, and configured for controlling the phase commutation
of the full bridge circuit according to a phase switching signal, to transform the input voltage into a plurality of driving
voltage signals in the full bridge circuit and to accordingly control the operation of the motor;

a sensor-less controller, configured for receiving the driving voltage signal, to sense the phase of the driving voltage signals,
and to accordingly output a first switching signal;

a hall control device, having a hall positive terminal and a hall negative terminal, the hall positive terminal configured
for receiving a first hall signal, the hall negative terminal configured for receiving a second hall signal, and the hall
control device configured for outputting a second switching signal according to the first hall signal and the second hall
signal; and

a select circuit, electrically connected to the sensor-less controller and the hall control device, and configured for selecting
the first switching signal as the phase switching signal or selecting the second switching signal as the phase switching signal
according to the first hall signal and the second hall signal, the select circuit comprises:

a determining element, electrically connected to the hall positive terminal and the hall negative terminal, and configured
for determining whether the first hall signal or the second hall signal is more than or equal to a reference voltage, to accordingly
generate a select signal; and

a multiplexer, electrically connected among the sensor-less controller, the hall control device, and the control circuit,
and configured for transmitting the first switching signal or the second switching signal as the phase switching signal to
the control circuit according to the select signal;

wherein, when the determining element determines that the first hall signal or the second hall signal is more than or equal
to the reference voltage, the determining element generates the select signal indicating transmitting the first switching
signal as the phase switching signal to the control circuit;

wherein, when the determining element determines that the first hall signal or the second hall signal is less than the reference
voltage, the determining element generates the select signal indicating transmitting the second switching signal as the phase
switching signal to the control circuit;

wherein the hall positive terminal is electrically connected to a voltage source, to generate the first hall signal more than
or equal to the reference voltage, or the hall negative terminal is electrically connected to the voltage source, to generate
the second hall signal more than or equal to the reference voltage.

US Pat. No. 9,577,853

CURRENT BALANCE METHOD AND CURRENT BALANCE CIRCUIT THEREOF

ANPEC ELECTRONICS CORPORA...

1. A current balance method for avoiding an output current of a multiphase digital pulse width modulator to diverge, wherein
the multiphase digital pulse width modulator periodically outputs M pulse width modulated signals to M phase output stages
of the multiphase digital pulse width modulator respectively and M is a positive integer greater than or equal to 2, and the
current balance method comprising:
(A) recording, by a recording and comparing circuit, a pulse width value of the pulse width modulated signal output into each
phase output stage within a first period of the multiphase digital pulse width modulator, and obtaining a minimum pulse width
value among the pulse width values as a standard value;

(B) respectively determining, by a first operation processing circuit, whether the pulse width value of each phase output
stage is larger than a sum of the standard value and a pulse width threshold, and adding 1 to a count value of the phase output
stage corresponding to the pulse width value, if the pulse width value of each phase output stage is larger than the sum of
the standard value and the pulse width threshold; and

(C) respectively determining, by a second operation processing circuit, whether the count value of each phase output stage
equals to a counting threshold, adjusting the pulse width modulated signal, output to the phase output stage corresponding
to the count value within a second period by the multiphase digital pulse width modulator, if the count value of each phase
output stage equals to the counting threshold, and initializing the count value as 0;

wherein in the step (B), determining not to add 1 to the count value of the phase output stage corresponding to the pulse
width value, if the pulse width value of each phase output stage is not larger than the sum of the standard value and the
pulse width threshold;

wherein in the step (C), determining not to adjust the pulse width modulated signal output to the phase output stage corresponding
to the count value within a second period by the multiphase digital pulse width modulator, if the count value of each phase
output stage is not equal to the counting threshold.

US Pat. No. 9,417,642

BOOTSTRAP DC-DC CONVERTER

Anpec Electronics Corpora...

1. A bootstrap DC-DC converter, comprising:
a lower gate driver, for generating a lower gate control signal according to a control signal;
a lower gate switch, for turning on and off according to the lower gate control signal;
a bootstrap voltage maintaining circuit, for generating the control signal, such that the lower gate switch turns on for at
least a minimum off time in each duty cycle of the lower gate control signal;

an upper gate driver, driven by a bootstrap voltage, for generating an upper gate control signal according to the control
signal;

an upper gate switch, coupled to the lower gate switch, for turning on and off according to the upper gate control signal;
a bootstrap capacitor, comprising a terminal coupled between the upper gate switch and the lower gate switch, and generating
the bootstrap voltage; and

a switch, for conducting and cutting off connection between a system voltage and another terminal of the bootstrap capacitor
according to the lower gate control signal;

wherein the switch conducts the connection between the system voltage and the another terminal of the bootstrap capacitor
to charge the bootstrap capacitor when the lower gate switch is turned on for at least a minimum off time in each duty cycle
of the lower gate control signal, such that an input voltage coupled to the upper gate switch is converted to an output voltage
and a switching frequency of the bootstrap DC-DC converter is reduced at a high duty cycle;

wherein the bootstrap voltage maintain circuit further comprises:
a first SR flip-flop, for generating a minimum off signal at a negative output terminal;
a pulse generator, for generating a pulse setting signal to trigger a set terminal of the first SR flip-flop at a falling
edge of a activation signal;

a minimum off control circuit, for generating a reset signal to reset a reset terminal of the first SR flip-flop when the
lower gate switch turns on with the minimum off time; and

a logic circuit, for generating the control signal according to the activation signal and the minimum off signal;
wherein the pulse generator further comprises:
a first inverter, for receiving the activation signal to generate a first inverting signal;
a first capacitor, coupled between the first inverter and a ground terminal; and
a NOR gate, directly connected to the first inverter and the first capacitor, for generating the pulse setting signal according
to the activation signal and the first inverting signal.

US Pat. No. 9,350,158

OVER-CURRENT PROTECTION CIRCUIT AND PULSE WIDTH MODULATOR HAVING THE SAME

ANPEC ELECTRONICS CORPORA...

1. An over-current protection circuit, adapted for a pulse width modulator, the pulse width modulator comprising a trigger,
a high-side switch, a low-side switch, a driving module and a control element, the trigger receiving a clock signal and according
to the clock signal generating a set signal to the control element periodically, and the high-side switch connected electrically
to the low-side switch, the driving module controlling the high-side switch and the low-side switch according to the set signal
and a reset signal periodically to adjust an inductive current flowing through the high-side switch and the low-side switch,
the control element turning on the high-side switch by at least one minimum on time, and after the minimum on time the driving
module detecting whether the inductive current flowing through the high-side switch is larger than an overcurrent level, and
generating an overcurrent signal when the inductive current is detected larger than the overcurrent level, the over-current
protection circuit comprising:
a first pulse generator, receiving the clock signal to generate a judging signal periodically, and a judging time of the judging
signal being larger than the minimum on time;

a counting unit, receiving the judging signal; and
an overcurrent judging unit, receiving the judging signal and the overcurrent signal to control whether the trigger outputs
the set signal, wherein when the overcurrent judging unit judges the inductive current to be overcurrent according to the
judging signal and the overcurrent signal, the overcurrent judging unit stops the trigger outputting the set signal to the
driving module, and the counting unit counts for a predefined time according to the judging signal, and the overcurrent judging
unit permits the trigger to output the set signal to the driving module periodically after the counting unit finishes counting
for the predefined time.

US Pat. No. 9,634,565

MODULATION METHOD, AND MODULATION MODULE AND VOLTAGE CONVERTING DEVICE THEREOF

Anpec Electronics Corpora...

1. A modulation method for a voltage converting device, the modulation method comprising:
generating a first modulation signal according to an input voltage and a first output voltage;
generating a second modulation signal according to the input voltage and a second output voltage;
generating a reference signal according to a phase difference between a first phase of the first modulation signal and a second
phase of a product of the second modulation signal and a ratio;

generating a clock signal according to the reference signal;
adjusting the second modulation signal according to the clock signal for making a first starting time of the first modulation
signal be different from a second starting time of the second modulation signal and for locking a time difference between
the first starting time and the second starting time;

adjusting an on-period of the second modulation signal to be a product of an on-period of the first modulation signal and
the ratio according to the reference signal;

generating the first output voltage according to the input voltage and the first modulation signal; and
generating the second output voltage according to the input voltage and the second modulation signal;
wherein the first output voltage and the second output voltage are separate voltages of different output nodes of the voltage
converting device;

wherein the ratio is not 1.

US Pat. No. 9,577,531

BUCK-BOOST CONVERTER AND CONTROL CIRCUIT THEREOF

ANPEC ELECTRONICS CORPORA...

1. A control circuit, used for controlling a switching regulator of a buck-boost converter, the switching regulator having
an inductor, a first switch, a second switch, a third switch, and a fourth switch, the inductor having a first end and a second
end, an end of the first switch coupled to the first end, another end of the first switch configured for receiving an input
voltage generated from an input end, an end of the second switch coupled to the first end, another end of the second switch
coupled to ground, an end of the third switch coupled to the second end, another end of the third switch coupled to ground,
an end of the fourth switch coupled to the second end, and another end of the fourth switch configured for transmitting an
output voltage to an output end, the control circuit comprising:
a feedback compensator, coupled between the fourth switch and the output end, configured for detecting the output voltage,
and generating a compensation signal indicating the output voltage;

a determining element, coupled to the feedback compensator, configured for receiving the compensation signal and a current
signal flowing through the inductor, and determining whether the current signal is lower than the compensation signal, wherein
when the current signal is lower than the compensation signal, the determining element generates a start signal;

a mode selection element, configured for receiving the input voltage and the output voltage, wherein when a voltage difference
between the input voltage and the output voltage is less than or equal to a predefined voltage, the mode selection element
generates a buck-boost mode;

a first controller, coupled to the determining element and the mode selection element, configured for generating a first signal
with high level for a first predefined time according to the start signal in the buck-boost mode, and generating the first
signal with low level after the first predefined time;

a second controller, coupled to the determining element and the mode selection element, configured for generating a second
signal with high level for a second predefined time according to the start signal in the buck-boost mode, and generating the
second signal with low level after the second predefined time, wherein the first predefined time is more than the second predefined
time; and

a driving element, coupled to the mode selection element, the first controller, and the second controller, configured for
turning on the first switch according to the first signal with high level and turning off the first switch according to the
first signal with low level in the buck-boost mode, and configured for turning on the third switch according to the second
signal with high level and turning off the third switch according to the second signal with low level in the buck-boost mode,
wherein the first switch and the second switch are reversely switched, and the third switch and the fourth switch are reversely
switched.

US Pat. No. 9,570,932

CHARGING CURRENT SETTING METHOD AND CHARGING MODULE

Anpec Electronics Corpora...

7. A charging module, comprising:
a charging device;
a voltage detector for detecting at least two voltage values associated with two input current values of an input voltage
signal at an input terminal of the charging module to calculate an input resistance at the input terminal; and

a control module coupled to the charging device and the voltage detector for executing the following steps:
setting a lower limit voltage value of the input voltage signal according to the input resistance;
controlling an input current to increase its magnitude, so that voltage level of the input voltage signal decreases in accordance
with increasing level of the input current;

controlling the input voltage signal to remain on the lower limit voltage value when the input voltage signal is decreasing
and reaches the lower limit voltage value, and recording a magnitude of the input current as an upper limit current value
when the input voltage signal is on the lower limit voltage value and the input current becomes stable; and

determining a charging current value of the charging module according to the upper limit current value;wherein the charging device performs charging using the determined charging current value.

US Pat. No. 9,748,889

SHUTDOWN METHOD FOR MOTOR AND MOTOR DRIVE CIRCUIT THEREOF

ANPEC ELECTRONICS CORPORA...

1. A shutdown method for motor, comprising:
(A) shutting down a higher gate switch and a lower gate switch when a supply voltage decreases to make a storage capacitor
lower than a first threshold voltage, such that the storage capacitor is charged via a back electromotive force, wherein the
back electromotive force decreases as the motor gradually stops;

(B) driving the motor when the voltage of the storage capacitor is again larger than the first threshold voltage, such that
the storage capacitor starts to discharge;

(C) determining whether the voltage of the storage capacitor is lower than a shutdown threshold voltage when the voltage of
the storage capacitor is lower than the first threshold voltage, wherein the shutdown threshold voltage is lower than the
first threshold voltage; and

(D) turning on the lower gate switch when the voltage of the first threshold voltage is lower than the shutdown threshold
voltage, such that a back current flows to the lower gate switch, wherein the back current is related to the back electromotive
force.

US Pat. No. 9,413,244

VOLTAGE CONVERSION CIRCUIT WITH VOLTAGE SELECTION OF TRANSISTOR BULK

Anpec Electronics Corpora...

1. A voltage conversion circuit, used for boosting an input voltage, the voltage conversion circuit comprising:
an energy-storing inductor, having one terminal connected to the input voltage;
a N type transistor, having drain connected to another terminal of the energy-storing inductor, having gate receiving a first
driving signal and accordingly determining switched-on or switched-off state, having source connected to a ground voltage;

a P type transistor, having source connected to another terminal of the energy-storing inductor, having gate receiving a second
driving signal and accordingly determining switched-on or switched-off state, having drain outputting an output voltage;

a current comparator, connected to source of the N type transistor for receiving a current value of a sensing current, wherein
the current comparator compares the current value of the sensing current and a current value of a threshold current so as
to determine load type and accordingly outputs a comparison signal;

a multiplexer, electrically connected to the current comparator for receiving the comparison signal, wherein the multiplexer
receives the input voltage and outputting voltage and accordingly output a work voltage according to the comparison signal;

a first driver, electrically connected to the multiplexer and the N type transistor, the first driver receiving a pulse width
control signal and the work voltage and accordingly output the first driving signal, wherein the first driving signal is an
oscillating signal and high level voltage value of the first driving signal is equal to voltage value of the work voltage;

a second driver, electrically connected to the current comparator and the P type transistor, the second driver receiving the
comparison signal, the pulse width control signal and a predetermined DC voltage and accordingly outputting the second driving
signal; and

a voltage selector, electrically connected to the input voltage, the output voltage and bulk of the P type transistor, and
the P type transistor having a first body diode and a second body diode having a series-opposing connection therebetween,
source of the P type transistor connected to anode of the first body diode,

wherein when current value of the sensing current is smaller than current value of the threshold current, the current comparator
outputs the comparison signal with high voltage level, such that the work voltage is equal to the input voltage and voltage
level of the second driving signal is the predetermined DC voltage so as to switch off the P type transistor, wherein a switching
current flowing through a parasitic capacitor of the N type transistor is generated from the input voltage.

US Pat. No. 9,906,053

ENERGY STORAGE DEVICE AND CONTROL METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

1. An energy storage device comprising at least one energy input interface and at least one energy output interface, wherein
said energy storage device receives energy using said at least one energy input interface or charges an electronic device
using said at least one energy output interface, said energy storage device comprising:
an adapter coupled to said at least one energy input interface to provide an input current;
an energy storage unit for storing energy or providing energy; and
a charger module coupled to said adapter, said energy storage unit and said at least one energy output interface to receive
said input current so that said charger module supplies a first current to said energy storage unit to charge said energy
storage unit or said charger module supplies said input current to said electronic device to charge said electronic device,
wherein said charger module comprises:

a first switch coupled to said adapter, said energy storage unit and said at least one energy output interface; and
a second switch coupled to said first switch, said energy storage unit and a ground terminal, wherein said charger module
allows a current flowing through said second switch to be smaller than zero;

wherein, when said input current provided by said adapter is higher than or equal to a maximum safe current, said charger
module controls a duty cycle of said first switch and a duty cycle of said second switch so that said energy storage unit
supplies a second current to said charger module and then said charger module operates in a boost mode and outputs energy
to said electronic device according to said second current to assist said adapter to charge said electronic device, wherein
said duty cycle of said first switch and said duty cycle of said second switch correspond to said first current and said second
current, and said second current is reverse to said first current.

US Pat. No. 10,034,341

ADAPTIVE BACKLIGHT DEVICE, SYSTEM AND CONTROL METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

1. An adaptive backlight device, used for controlling at least one light string, wherein a power supply is connected to one end of the light string, a voltage from the power supply is provided to the light string, the light string has a plurality of LEDs, and the light string has a cross voltage, comprising:a transistor having a first end, a second and a control end, wherein the first end of the transistor is connected to the other end of the light string, the transistor controls a current flowing through the light string, and a cross voltage of the transistor is obtained according to a voltage difference between a voltage at the first end of the transistor and a voltage at the second end of the transistor;
a voltage detector having a first input end and a second input end, wherein the first input end of the voltage detector is coupled to the first end of the transistor and receives a first voltage signal, the second input end of the voltage detector is coupled to the second end of the transistor and receives a second voltage signal, the voltage detector generates a voltage difference signal according to the first voltage signal and the second voltage signal; and
an adaptive controller connected to the voltage detector and the control end of the transistor and including a counter, wherein the adaptive controller receives the voltage difference signal from the voltage detector;
wherein when the adaptive controller determines that the voltage difference signal is larger than or equal to a predetermined value, the adaptive controller increases the current flowing through the light string at least once;
wherein when the voltage difference signal has been larger than or equal to the predetermined value over a predetermined time duration, the counter adds 1 to its count value, and the adaptive controller increases the current flowing through the light string step by step, and when the adaptive controller determines that the voltage difference signal is smaller than the predetermined value and/or that the voltage difference signal exceeds the predetermined time duration, the counter sets its count value to zero.

US Pat. No. 9,876,381

BIDIRECTIONAL WIRELESS CHARGING DEVICE AND BIDIRECTIONAL WIRELESS CHARGING SYSTEM

ANPEC ELECTRONICS CORPORA...

1. A bidirectional wireless charging device, comprising:
a transceiver chip, receiving a switch signal, the transceiver chip comprising:
a power stage circuit, electrically connected to a coil, outputting a voltage to the coil or receiving an induced voltage
from the coil;

a control module, electrically connected to the power stage circuit, correspondingly making the transceiver chip turn into
a power mode or a charging mode according to the switch signal;

at least one power mode operation module, electrically connected to the coil and the control module; and
at least one charging mode operation module, electrically connected to the coil, the power stage circuit and the control module;
wherein when the switch signal indicates that the transceiver chip turns into the power mode, the control module connects
the circuit path to the power mode operation module while disconnects the circuit path to the charging mode operation module
and the transceiver chip provides the voltage to the coil;

wherein when the switch signal indicates that the transceiver chip turns into the charging mode, the control module connects
the circuit path to the charging mode operation module while disconnects the circuit path to the power mode operation module
and the transceiver chip receives the induced voltage from the coil and charges a power storage unit of the bidirectional
wireless charging device.

US Pat. No. 9,831,702

COMPENSATION CIRCUIT AND ENERGY STORAGE DEVICE THEREOF

ANPEC ELECTRONICS CORPORA...

1. A compensation circuit, used in an energy storage device, the energy storage device configured to charge an electric device,
the compensation circuit comprising:
a first error amplifier, having a first input end electrically connected to a detection circuit, wherein the detection circuit
detects a plurality of sensing loops of the electric device;

a first switching unit, electrically connected to an output end of the first error amplifier, the first input end of the first
error amplifier and a voltage output end, to selectively make the output end of the first error amplifier, the first input
end of the first error amplifier and the voltage output end connected;

a first RC network, electrically connected to the first input end of the first error amplifier and the voltage output end,
wherein the first RC network comprises a first capacitor, and the resistance or the capacitance of the first RC network changes
with different sensing loops to change a compensation value of the compensation circuit;

a voltage recording module, electrically connected to the voltage output end, to provide a preset output voltage;
a second switching unit, electrically connected between the voltage output end and the voltage recording module, to selectively
make the voltage output end and the voltage recording module connected; and

a logic control module, electrically connected to the first switching unit, the second switching unit and the voltage recording
module;

wherein the detection circuit outputs a detecting signal as the sensing loop changes, such that the logic control module controls
the first switching unit to make the first input end of the first error amplifier and the output end of the first error amplifier
connected and controls the second switching unit to make the voltage output end and the voltage recording module connected
according to the detecting signal, and the voltage recording module outputs the preset output voltage to the voltage output
end to stabilize the voltage of the first capacitor;

wherein after receiving the detecting signal, the compensation circuit switches to a voltage regulation mode, and the voltage
output by the first error amplifier is fed back to the first input end of the first error amplifier, such that the voltage
difference between a first input voltage of the first input end and a first reference voltage received by a second input end
of the first error amplifier is within a preset range.

US Pat. No. 9,806,650

MOTOR DRIVING APPARATUS

ANPEC ELECTRONICS CORPORA...

1. A motor driving apparatus, adapted for stopping driving a motor in a normal operation state and a start state, and the
motor driving apparatus comprising:
a full-bridge circuit, having a first switch, a second switch, a third switch, and a fourth switch, the first switch coupled
between an input end and a first end of the motor, the second switch coupled between the input end and a second end of the
motor, the third switch coupled between the first end and a ground, and the fourth switch coupled between the second end and
the ground;

a hall sensor, configured for sensing the magnetic field variation of the motor, to generate a hall signal; and
a control circuit, coupled between the hall sensor and the full-bridge circuit, configured for receiving the hall signal,
and storing a pulse width modulation (PWM) table, to control the phase commutation of the full-bridge circuit according to
the hall signal and the PWM table, wherein the PWM table indicates a relationship between a parameter and the duty cycle,
and the duty cycle increases with the monotone variation of the parameter;

wherein when the hall signal indicates a first level, the control circuit turns off the first switch and the second switch,
turns on the third switch, and controls the turning on and the turning off of the fourth switch according to the PWM table;

wherein when the hall signal indicates a second level, the control circuit turns off the first switch and the second switch,
turns on the fourth switch, and controls the turning on and the turning off of the third switch according to the PWM table.

US Pat. No. 9,854,359

POP-FREE HEADSET DETECTION CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A pop-free headset detection circuit, used for detecting and determining the type of a headset, comprising:
a socket unit, having a first pin, a second pin, a third pin, a fourth pin, a power supply pin and a driving pin;
a first operational amplifier, having an output end connected to the first pin, having an inverting input end connected to
a left-channel audio source and having a non-inverting input end receive a first reference voltage;

a second operational amplifier, having an output end connected to the second pin, having an inverting input end connected
to a right-channel audio source and having a non-inverting input end receive a second reference voltage; and

a detection and control circuit, connected to the third pin, the fourth pin and the driving pin;
wherein the detection and control circuit is further connected to an enable end of the first operational amplifier and an
enable end of the second operational amplifier, and when a headset plug of the headset is plugged into the socket unit, the
detection and control circuit controls the first operational amplifier and the second operational amplifier to be in a Hi-Z
state and determines the type of the headset according to the voltage at the fourth pin;

wherein the first pin is a TIP pin, the second pin is a RING1 pin, the third pin is a RING2 pin and the fourth pin is a SLEEVE
pin.

US Pat. No. 9,847,720

SIDO POWER CONVERTER OPERABLE IN DISCONTINUOUS CONDUCTION MODE AND CONTROL METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

1. A single-inductor dual-output (SIDO) power converter operable in a discontinuous conduction mode (DCM), comprising:
an output circuit comprising a first output terminal and a second output terminal for outputting a first output voltage and
a second output voltage, respectively, an inductor, a first switching transistor and a second switching transistor, wherein
said first switching transistor and said second switching transistor are controlled by a first control signal and a second
control signal, respectively, to determine whether said first switching transistor and said second switching transistor are
turned on or off so as to generate said first output voltage and said second output voltage;

an error amplifier circuit, being coupled to said first output terminal and said second output terminal for comparing said
first output voltage and said second output voltage, respectively, with a first reference voltage and a second reference voltage
so as to generate a first load value and a second load value;

a current sensing circuit, being coupled to said output circuit for acquiring an inductor current as a sensed value when said
first switching transistor and said second switching transistor are both turned on;

a constant-frequency clock generator circuit for generating a first reference clock signal and a second reference clock signal
with a constant phase difference of 180 degrees therebetween;

a clock adjustment circuit, being coupled to said error amplifier circuit and said constant-frequency clock generator circuit,
for determining whether said first reference clock signal and said second reference clock signal are to be adjusted according
to a difference value between said first load value and said second load value so as to generate a first output clock signal
and a second output clock signal; and

a PWM logic control circuit, being coupled to said output circuit, said error amplifier circuit, said clock adjustment circuit
and said current sensing circuit, for generating said first control signal and said second control signal, respectively, according
to said first load value, said second load value, said first output clock signal, said second output clock signal and said
sensed value so as to control said first switching transistor and said second switching transistor to be turned on or off;

wherein said PWM logic control circuit comprises:
a comparison circuit, being coupled to said error amplifier circuit and said current sensing circuit, for generating a first
compared signal and a second compared signal, respectively, according to said first load value, said second load value and
said sensed value; and

a control circuit, being coupled to said comparison circuit, said clock adjustment circuit and said output circuit, for generating
said first control signal and said second control signal, respectively, according to said first output clock signal, said
second output clock signal, said first compared signal and said second compared signal;

wherein said control circuit comprises:
a first RS flip-flop, for receiving said first output clock signal and said second output clock signal at a set terminal and
a reset terminal thereof, respectively;

a first OR gate, for generating a first set signal according to said first output clock signal and said second output clock
signal;

a first AND gate, for generating a first reset signal according to said first compared signal and a signal outputted by a
non-inverting output terminal of said first RS flip-flop;

a second RS flip-flop, for receiving said first set signal and said first reset signal at a set terminal and a reset terminal
thereof, respectively, and outputting said first control signal at a non-inverting output terminal thereof;

a second OR gate, for generating a second set signal according to said first output clock signal and said second output clock
signal;

a second AND gate, for generating a second reset signal according to said second compared signal and a signal outputted by
an inverting output terminal of said first RS flip-flop; and

a third RS flip-flop, for receiving said second set signal and said second reset signal at a set terminal and a reset terminal
thereof, respectively, and outputting said second control signal at a non-inverting output terminal thereof.

US Pat. No. 9,793,806

SWITCHING DRIVER CAPABLE OF REDUCING EMI EFFECT AND POWER RIPPLE

ANPEC ELECTRONICS CORPORA...

1. A switching driver capable of reducing EMI effect and power ripple, coupled to a load through an output end, and the switching
driver comprising:
a non-overlapping signal generator, configured for generating a high-side signal and a low-side signal according to a pulse
width control signal;

a high-side switch, coupled between a power end and the output end, and having a high-side control end;
a high-side auxiliary switch, connected in parallel to the high-side switch, and having a high-side auxiliary control end;
a low-side switch, coupled between the output end and a ground end, and having a low-side control end;
a low-side auxiliary switch, connected in parallel to the low-side switch, and having a low-side auxiliary control end;
a high-side driver, coupled among the non-overlapping signal generator, the power end, the high-side control end, and the
high-side auxiliary control end; and

a low-side driver, coupled among the non-overlapping signal generator, the output end, the low-side control end, and the low-side
auxiliary control end;

wherein when the pulse width control signal is low level, the high-side driver turns off the high-side switch and the high-side
auxiliary switch according to the high-side signal, the low-side driver turns on the low-side switch and the low-side auxiliary
switch according to the low-side signal;

wherein when the pulse width control signal is converted from the low level to a high level, the high-side driver turns off
the high-side switch and the high-side auxiliary switch for a dead-time, and simultaneously turns on the high-side switch
and the high-side auxiliary switch after the dead-time according to the high-side signal, the low-side driver decreases the
voltage of the low-side control end to less than a turn-on voltage to turn off the low-side switch according to the low-side
signal, and detects an ascending slope of the voltage of the output end to control a cut-off velocity of the low-side auxiliary
switch, and as the ascending slope becomes higher, the cut-off velocity of the low-side auxiliary switch becomes slower;

wherein the low-side driver comprises:
a first capacitor, coupled between the output end and the low-side auxiliary control end;
a first low impedance element, coupled among a low-side high-voltage end, the low-side control end, and the ground end, and
configured for controlling the low-side control end connected to the low-side high-voltage end or connected to the ground
end according to the low-side signal;

a first high impedance element, coupled between the low-side auxiliary control end and the ground end, and configured for
controlling the low-side auxiliary control end connected to the ground end according to the low-side signal; and

a first short switch, coupled between the low-side control end and the low-side auxiliary control end, and configured for
adjusting the voltage of the low-side control end and the voltage of the low-side auxiliary control end according to the low-side
signal;

wherein when the pulse width control signal is converted from the low level to the high level, the first low impedance element
connects to the ground end and the low-side control end, to decrease the voltage of the low-side control end to a low voltage,
the first high impedance element connects to the ground end and the low-side auxiliary control end, to decrease the voltage
of the low-side auxiliary control end according to the ascending slope of the voltage of the output end detected from the
first capacitor;

wherein when the pulse width control signal is converted from the high level to the low level, the first short switch is turned
off for the dead-time and then turned on, to simultaneously raise the voltage of the low-side control end and the voltage
of the low-side auxiliary control end.

US Pat. No. 10,033,309

CONTROL APPARATUS FOR DYNAMICALLY ADJUSTING PHASE SWITCHING OF THE DC MOTOR AND METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

9. A control method, used in a control apparatus, the control apparatus dynamically adjusting the phase switching of the DC motor, wherein a rotor of the DC motor is divided into 2 M pole areas for phase switching, and M is an integer larger than 1, the control apparatus comprising a phase detector, a voltage comparator, a counter module, a control circuit and driving circuit, the control circuit periodically and orderly outputting 2 M driving signals, the driving circuit switching phases of the 2 M pole areas of the rotor according to the received 2 M driving signals so as to drive the DC motor to rotate, the counter module including a first counter and a second counter, a counting number of the first counter used for a reference of one period, and the control method comprising:via the phase detector, detecting the 2 M pole areas when switching phase and accordingly to generate a standard phase signal;
via the voltage comparator, detecting at least one voltage of the driving circuit and comparing the at least one voltage of the driving circuit with a reference voltage to output a comparing result;
via the control circuit, determining whether to adjust the timing sequence of the 2 M driving signals output in the next period according to a counting number of the second counter and a comparing result of the voltage comparator; and
via the control circuit, adjusting the timing sequence of the 2 M timing sequence outputted in the next period and switching phases of the 2 M pole areas of the rotor according to the adjusted 2 M driving signals if the currently received current detection value is not equal to zero.

US Pat. No. 9,800,131

PHASE CONTROLLER AND MULTI-PHASE VOLTAGE CONVERTER USING THE SAME

ANPEC ELECTRONICS CORPORA...

1. A phase controller for a multi-phase voltage converter, comprising:
a plurality of logic control circuits configured to receive a plurality of phase-change signals and output a plurality of
logic signals according to said plurality of phase-change signals, respectively;

a plurality of signal generators configured to provide a plurality of bridge circuits with a plurality of phase selection
signals to drive said plurality of bridge circuits; and

a phase selection circuit coupled to said plurality of logic control circuits and said plurality of signal generators and
configured to receive said plurality of logic signals and a voltage determination signal and control said plurality of signal
generators according to said plurality of logic signals and said voltage determination signal;

wherein, when an output voltage provided by said multi-phase voltage converter is higher than a pre-determined voltage, said
phase selection circuit receives said voltage determination signal at a high logic level, and said phase selection circuit
controls said plurality of signal generators to output said plurality of phase selection signals to said plurality of bridge
circuits according to said plurality of logic signals and said voltage determination signal such that said plurality of bridge
circuits conducts a phase change;

wherein, if said voltage determination signal stays at a high logic level for a pre-determined time period, said phase selection
circuit controls said plurality of signal generators to output a plurality of phase selection signals at a high logic level
to said plurality of bridge circuits such that said plurality of bridge circuits provides power at the same time to rapidly
increase said output voltage.

US Pat. No. 9,793,839

MOTOR CONTROL CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A motor control circuit, adapted for driving a three-phase motor from a start state to a normal operation state, and the
motor control circuit comprising:
a full-bridge circuit, electrically connected to the three-phase motor;
a hall sensor, configured close to the three-phase motor, and configured for sensing a position of magnetic poles of the three-phase
motor to generate a hall signal;

a storage, electrically connected to the hall sensor and configured for storing six digital models, the six digital models
having sequential relationship and being associated with a phase switching of the full-bridge circuit, to provide the operation
of the three-phase motor;

a start controller, electrically connected to the hall sensor and the storage; and
an operation controller, electrically connected to the hall sensor, the storage, and the full-bridge circuit;
wherein in the start state, when the start controller receives a start signal indicating start of the motor control circuit,
the start controller periodically generates a commutation signal, the storage transmits the digital models in sequence to
the operation controller starting from the first digital model according to the level of the commutation signal and the level
of the hall signal, and the operation controller executes the phase switching of the full-bridge circuit according to the
digital models received in sequence, to drive the three-phase motor;

wherein in the start state, when the start controller determines that there is a first level conversion of the hall signal,
the start controller periodically generates the commutation signal, the storage transmits the fourth, the fifth, and the sixth
digital models in sequence to the operation controller according to the commutation signal and the level conversion, and the
operation controller executes the phase switching of the full-bridge circuit according to the digital models received in sequence,
to drive the three-phase motor;

wherein in the start state, when the start controller determines that there is the second level conversion of the hall signal,
the operation controller averages a total time of the fourth, the fifth, and the sixth digital models to generate a switching
time, and to enter the normal operation state, wherein in the normal operation state, the operation controller captures six
digital models in sequence from the storage once every switching time, and executes the phase switching of the full-bridge
circuit according to the switching time.

US Pat. No. 9,966,849

CURRENT MODE VOLTAGE CONVERTER HAVING FAST TRANSIENT RESPONSE

ANPEC ELECTRONICS CORPORA...

1. A current mode voltage converter having fast transient response, comprising:an output-stage circuit, configured for outputting an output voltage according to an inductive current, and configured for generating a feedback voltage according to the output voltage;
a first compensation circuit, coupled to the output-stage circuit, configured for generating an error amplifying signal according to the feedback voltage and a reference voltage, and comparing an error amplifying signal with a ramp signal indicating the inductive current, to generate a reset signal to the output-stage circuit;
a second compensation circuit, coupled to the first compensation circuit, configured for receiving the error amplifying signal, and generating an AC signal and a DC signal according to the error amplifying signal, wherein the AC signal is related to an AC value of the error amplifying signal and the DC signal is related to a DC value of the error amplifying signal; and
a clock generator, coupled between the second compensation circuit and the output-stage circuit, and generating a clock signal to the output-stage circuit according to the AC signal and the DC signal;
wherein when the AC signal is greater than the DC signal, the clock generator increases a frequency of the clock signal, and the output-stage circuit adjusts the inductive current according to the clock signal and the reset signal;
wherein when the AC signal is less than or equal to the DC signal, the clock generator decreases the frequency of the clock signal, and the output-stage circuit adjusts the inductive current according to the clock signal and the reset signal.

US Pat. No. 9,774,283

MOTOR DRIVING CIRCUIT AND METHOD

Anpec Electronics Corpora...

1. A motor driving circuit for driving a motor, comprising:
a driving circuit, for converting an input voltage into a first output voltage and a second output voltage, the driving circuit
comprising:

an input terminal, for receiving the input voltage;
a first output terminal, for outputting the first output voltage, electrically connected to a first end of the motor;
a second output terminal, for outputting the second output voltage, electrically connected to a second end of the motor;
a first transistor, coupled between the input terminal and the first output terminal, for switching a conduction condition
of the input terminal and the first output terminal according to a first transistor control signal;

a second transistor, coupled between the first output terminal and a grounding terminal, for switching a conduction condition
of the first output terminal and the grounding terminal according to a second transistor control signal;

a third transistor, coupled between the input terminal and the second output terminal, for switching a conduction condition
of the input terminal and the second output terminal according to a third transistor control signal; and

a fourth transistor, coupled between the second output terminal and the grounding terminal, for switching a conduction condition
of the second output terminal and the grounding terminal according to a fourth transistor control signal;

a Hall sensor, for generating a first time sequential control signal and a second time sequential control signal according
to a working condition of the motor;

a current sensing unit, electrically connected to the first end and the second end of the motor, configured to detect a motor
current through the motor and compare the motor current with a reference current and generate a comparison result;

a control unit, comprising:
a counter, coupled to the current sensing unit, configured to generate a counting output according to the comparison result,
wherein the counter counts up or counts down according to the comparison result indicating that the motor current is higher
or lower than the reference current;

a digital-to-analog convertor, coupled to the counter, configured to generate a first reference voltage and a second reference
voltage according to the counting output;

a first comparator, coupled to the digital-to-analog convertor and the Hall sensor, configured to generate a first transition
voltage according to the first time sequential control signal, the second time sequential control signal and the first reference
voltage; and

a second comparator, coupled to the digital-to-analog convertor and the Hall sensor, configured to generate a second transition
voltage according to the first time sequential control signal, the second time sequential control signal and the first reference
voltage; and

a logic unit, coupled to the first comparator, the second comparator, first transistor, the second transistor, the third transistor,
and the fourth transistor, configured to generate the first transistor control signal, the second transistor control signal,
the third transistor control signal and the fourth transistor control signal according to the first transition voltage and
the second transition voltage;

wherein when the first time sequential control signal generated by the Hall sensor decreases and is less than the first transition
voltage generated by the control unit, the control unit controls the first transistor, the second transistor, the third transistor
and the fourth transistor such that the first output voltage transits from a high voltage level to a low voltage level;

wherein when the comparison result indicates that the motor current is higher than the reference current, the control unit
adjusts the first transition voltage higher;

wherein when the comparison result indicates that the motor current is lower than the reference current, the control unit
adjusts the first transition voltage lower.

US Pat. No. 9,991,775

CONSTANT ON-TIME CONVERTER HAVING FAST TRANSIENT RESPONSE

ANPEC ELECTRONICS CORPORA...

1. A constant on-time converter having fast transient response, comprising:an output-stage circuit configured for outputting an output voltage according to an inductive current, and configured for generating a feedback voltage according to the output voltage;
a first compensation circuit coupled to the output-stage circuit, configured for generating a first AC signal according to the feedback voltage and a reference voltage, generating a first DC signal according to the first AC signal, and comparing the first AC signal with the first DC signal to generate a set signal;
a second compensation circuit coupled to the first compensation circuit, configured for receiving the first AC signal and generating a second AC signal and a second DC signal according to the first AC signal, wherein the second AC signal is related to an AC value of the first AC signal, and the second DC signal is related to a DC value of the first AC signal; and
an on-time generator coupled between the first compensation circuit and the second compensation circuit, and configured for generating an on-time of a clock signal to the output-stage circuit according to the set signal, the second AC signal, and the second DC signal;
wherein when the second AC signal is less than or equal to the second DC signal, the on-time generator increases the on-time of the clock signal and the output-stage circuit adjusts the inductive current according to the on-time.

US Pat. No. 9,966,852

DUAL VOLTAGE OUTPUT DEVICE AND CHARGING CIRCUIT THEREOF

ANPEC ELECTRONICS CORPORA...

5. A dual voltage output device, comprising:a charging circuit, including:
a first switch having a first terminal coupled with a DC voltage source;
an inductor having a first terminal coupled with a second terminal of the first switch;
a second switch having a first terminal coupled with a second terminal of the inductor, and a second terminal coupled to the ground;
a third switch having a first terminal coupled with the second terminal of the inductor;
a first capacitor for providing a first voltage, the first capacitor having a first terminal coupled with a second terminal of the third switch, and a second terminal coupled to the ground;
a fourth switch having a first terminal coupled with the second terminal of the first switch;
a fifth switch having a first terminal coupled with a second terminal of the fourth switch, and a second terminal coupled to the ground;
a sixth switch having a first terminal coupled with the second terminal of the fourth switch; and
a second capacitor for providing a second voltage, the second capacitor having a first terminal coupled with a second terminal of the sixth switch, and a second terminal coupled to the ground; and
a control circuit coupled with the charging circuit for controlling the first switch, the second switch, the third switch, the fourth switch, the fifth switch and the sixth switch.

US Pat. No. 10,018,202

FAN CONTROL SYSTEM

ANPEC ELECTRONICS CORPORA...

1. A fan control system comprising:a control module;
a first fan module electrically connected to the control module; and
a second fan module electrically connected to the control module;
wherein the control module provides a first control signal to the first fan module to adjust a rotation state of the first fan module, the first fan module provides a second control signal to the second fan module based on the first control signal to adjust the second fan module;
wherein the first fan module includes a first terminal and a second terminal, the second fan module includes a first terminal and a second terminal, the first terminal of the first fan module is electrically connected to the control module to receive the first control signal, the second terminal of the first fan module is electrically connected to the first terminal of the second fan module, the second terminal of the second fan module is electrically connected to a reference voltage.

US Pat. No. 10,003,304

OPERATIONAL AMPLIFIER AND METHOD FOR REDUCING OFFSET VOLTAGE OF OPERATIONAL AMPLIFIER

ANPEC ELECTRONICS CORPORA...

1. An operational amplifier, comprising:an input stage circuit having a positive input terminal, a negative input terminal, a first terminal, and a second terminal, and respectively outputting a first current and a second current to the first terminal and the second terminal according to a voltage received from the positive input terminal and a voltage received from the negative input terminal;
a current adjusting circuit, including:
an auxiliary circuit, coupled to the first terminal and the second terminal, and having a positive auxiliary terminal and a negative auxiliary terminal;
two resistance regulators, respectively coupled to an auxiliary current source through the positive auxiliary terminal and the negative auxiliary terminal, adjusting a voltage of the positive auxiliary terminal and a voltage of the negative auxiliary terminal according to the first current and the second current, to control the auxiliary circuit transmitting a first auxiliary current and a second auxiliary current to the first terminal and the second terminal respectively, wherein the voltage of the positive auxiliary terminal and the voltage of the negative auxiliary terminal are adjusted by a current value of the auxiliary current source and a resistance value of the corresponding resistance regulator; and
an output stage circuit, coupled to the first terminal and the second terminal, receiving the first current and the first auxiliary current from the first terminal as an adjusted first current, receiving the second current and the second auxiliary current from the second terminal as an adjusted second current, and outputting an output voltage according to the adjusted first current and the adjusted second current.

US Pat. No. 10,128,737

CONSTANT ON-TIME SWITCHING CONVERTER AND CLOCK SYNCHRONIZATION CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A constant on-time switching converter comprising:an output-stage circuit configured for converting an input voltage into an output voltage according to a constant on-time and configured for generating a feedback voltage according to the output voltage;
a decision circuit connected to the output-stage circuit and configured for generating a switch signal;
a clock synchronization circuit connected to the decision circuit and configured for receiving a constant clock signal, the switch signal, the input voltage and the output voltage, wherein the clock synchronization circuit includes:
a first detector configured for generating a first voltage with a period length related to the output voltage and the constant clock signal and generating a reference voltage according to the first voltage;
a second detector configured for generating a second voltage related to the input voltage; and
a signal synchronization generator connected to the first detector and the second detector and configured for comparing the reference voltage with the second voltage to generate a synchronization signal, wherein the synchronization signal synchronizes the period length of the constant clock signal; and
a pulse generator connected between the clock synchronization circuit and the output-stage circuit and configured for generating the constant on-time according to the synchronization signal;
wherein after the constant clock signal is at a positive-edge trigger, the reference voltage is at a high level, the first voltage is converted from the high level into a low level and then increases, and the second voltage is at the low level;
wherein after the constant clock signal is at the positive-edge trigger, when the switch signal is at a positive-edge trigger, the synchronization signal is converted from the low level into the high level, the reference voltage is at the high level, the first voltage increases and the second voltage increases from the low level, and when the second voltage increases to be higher than the reference voltage, the synchronization signal is converted from the high level into the low level and the second voltage is converted from the high level into the low level until a next positive-edge trigger of the switch signal occurs.

US Pat. No. 10,123,385

DIMMING CONTROLLER AND BACKLIGHT MODULE HAVING THE SAME

ANPEC ELECTRONICS CORPORA...

1. A dimming controller adapted for a backlight module, used for controlling a plurality of LED channels, and the dimming controller comprising:a processor periodically generating a vertical synchronization signal with a first time and a horizontal synchronization signal with a second time, and generating a lightness adjustment signal within each first time, wherein the vertical synchronization signal and the horizontal synchronization signal synchronize a screen, the first time is longer than the second time, the first time is divided into a plurality of time intervals, and each time interval is composed of the second times;
a register coupled to the processor, receiving and temporarily storing the lightness adjustment signal, wherein the lightness adjustment signal includes a lighting time of each LED channel; and
a pulse frequency modulator generator (PFM generator) coupled to the processor and the register, receiving the vertical synchronization signal, the horizontal synchronization signal, and the lighting time of each LED channel, and respectively generating a PFM signal having the time intervals according to the lighting time of each LED channel;
wherein in each PFM signal, the PFM generator divides the corresponding lighting time, by viewing the time interval as a divided unit, to generate at least one lighting signal, and the PFM generator distributes the at least one lighting signal to the different time intervals to control the corresponding LED channel according to the at least one lighting signal.

US Pat. No. 10,186,993

MOTOR CONTROL SYSTEM AND MOTOR DRIVING CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A motor control system, comprising:a motor driving circuit, having a first output end and a second output end, wherein the motor driving circuit includes: a control module;
a PWM signal detecting module, electrically connected to the control module, configured to receive a PWM signal and convert the PWM signal to a first digital PWM control signal;
a transient state detecting module, configured to provide a second digital PWM control signal to the control module according to the first digital PWM control signal at a first time point and the first digital PWM control signal at a second time point; and
a driving module, electrically connected to the control module, configured to receive at least one driving signal from the control module, wherein the driving module is electrically connected to the first output end and the second output end of the motor driving circuit; and
a motor, electrically connected to the first output end and the second output end of the motor driving circuit, wherein the control module controls the rotation speed of the motor by using the driving module;
wherein the control module determines whether to turn off a low side switch of the driving module according to the second digital PWM control signal;
wherein the driving module includes:
a first high side switch, having a first end, a second and a third end, wherein the first end of the first high side switch is coupled to a direct voltage, the second end of the first high side switch is electrically connected to the control module to receive a first high side driving signal, and the third end of the first high side switch is electrically connected to the first output end of the motor driving circuit:
a second high side switch, having a first end, a second and a third end, wherein the first end of the second high side switch is coupled to the direct voltage, the second end of the second high side switch is electrically connected to the control module to receive a second high side driving signal from the control module, and the third end of the second high side switch is electrically connected to the second output end of the motor driving circuit;
a first low side switch, having a first end, a second and a third end, wherein the first end of the first low side switch is electrically connected to the third end of the first high side switch and the first output end of the motor driving circuit, the second end of the first low side switch is electrically connected to the control module to receive a first low side driving signal from the control module, and the third end of the first low side switch is grounded; and
a second low side switch, having a first end, a second and a third end, wherein the first end of the second low side switch is electrically connected to the third end of the second high side switch and the second output end of the motor driving circuit, and the second end of the second low side switch is electrically connected to the control module to receive a second low side driving signal from the control module;
wherein the control module determines whether to turn off the first low side switch of the driving module according to the second digital PWM control signal;
wherein the transient state detecting module includes: a converting unit;
a comparison unit, electrically connected to the converting unit; a first temporary storage unit, electrically connected to the converting unit to receive the first digital PWM control signal and to convert the first digital PWM control signal into a first timing digital PWM control signal; and
a second temporary storage unit, electrically connected to the converting unit to receive the first digital PWM control signal and to convert the first digital PWM control signal at the second time point into a second timing digital PWM control signal;
wherein the comparison unit outputs the second digital PWM control signal according to a difference between the first timing digital PWM control signal and the second timing digital PWM control signal;
wherein the second time point is larger than the first time point;
wherein the converting unit of the transient state detecting module outputs the second digital PWM control signal at high level to the control module when the second timing digital PWM control signal minus the first timing digital PWM control signal is larger than zero and also larger than a PWM threshold, such that the control module outputs a cut-off signal to the second end of the first low side switch to turn off the first low side switch.

US Pat. No. 10,050,520

CHARGE PUMP CIRCUIT AND MOTOR THEREOF

ANPEC ELECTRONICS CORPORA...

1. A charge pump circuit, comprising:an input voltage module, providing an input voltage; and
a switching transistor module, electrically connected to a first capacitor, a second capacitor and the input voltage module, receiving a supply voltage and the input voltage and charging the first capacitor and the second capacitor, wherein the switching transistor module comprises a plurality of low-voltage elements and there is a voltage difference between the supply voltage and the input voltage;
wherein the switching transistor module charges the first capacitor within a first charging period such that a voltage across the first capacitor is the supply voltage, the switching transistor module charges the second capacitor within a second charging period such that a voltage across the second capacitor is the sum of the supply voltage and the voltage difference;
wherein the frequency of charging the second capacitor via the switching transistor module is higher than the frequency of discharging a bridge circuit via the second capacitor, and a high-side bridge switch of the bridge circuit is an NMOS transistor.

US Pat. No. 10,219,348

LED FAULT DETECTION CIRCUIT AND LED CONTROL CIRCUIT USING THE SAME

ANPEC ELECTRONICS CORPORA...

1. A light-emitting diode (LED) fault detection circuit, coupled between an LED string and an LED driving circuit, comprising:a current source, providing a first current;
a detection resistor, wherein a first end of the detection resistor is coupled to a node between the LED string and the LED driving circuit, and a second end of the detection resistor is coupled to the current source; and
a first circuit, coupled to the current source and the detection resistor;
wherein after the LED string is driven by the LED driving circuit, a detection current flows through the detection resistor, the first circuit generates a fault detection signal according to the sum of the first current and the detection current, and the LED driving circuit stops driving or continues to drive the LED string according to the fault detection signal;
wherein when at least one LED of the LED string forms a short circuit, a fault detection current generated by the first circuit is larger than a first preset current, and when the fault detection current is larger than or equal to a second preset current, the LED driving circuit stops driving the LED string according to the fault detection signal; and
wherein the second preset current is larger than the first preset current.

US Pat. No. 10,211,735

VOLTAGE CONVERTER FOR FAST LOAD TRANSIENT RESPONSE

ANPEC ELECTRONICS CORPORA...

1. A voltage converter for fast load transient response, comprising:an output stage circuit, having a first switch, a second switch, a third switch, a fourth switch and an inductor and configured to output an output voltage according to an inductive current flowing through the inductor and generate a feedback voltage according to the output voltage, wherein an end of the inductor is coupled between the first switch and the second switch and the other end of the inductor is coupled between the third switch and the fourth switch;
a gate driver, coupled to the output stage circuit and configured to periodically control the first switch, the second switch, the third switch and the fourth switch according to a duty-cycle signal in a boost mode to charge or discharge the inductor;
a decision circuit, coupled between the output stage circuit and the gate driver and configured to generate the duty-cycle signal according to the feedback voltage and a ramp signal; and
a transient detection circuit, coupled to the gate driver and configured to generate a transient trigger signal according to circuit data, wherein the circuit data is related to at least one of the inductive current, the output voltage, a time length of the inductor discharging, and a time length of the inductor charging;
wherein in response to the transient trigger signal indicating that a load current converts from a heavy load to a light load and the gate driver discharges the inductor, the gate driver turns on the second switch and the fourth switch, and turns off the first switch and the third switch.

US Pat. No. 10,164,554

MOTOR AND MOTOR CONTROL METHOD

ANPEC ELECTRONICS CORPORA...

1. A motor, electrically connected to a control module, comprising:a stator, including:
a first stator module; and
a second stator module, wherein the first stator module is configured beside the second stator module, and a mechanical phase converting line is defined as a center position between the first stator module and the second stator module;
a rotor, configured around the stator, wherein the rotor rotates according to a first rotation direction or a second rotation direction, the first rotation direction is defined by a rotation from the position of the first stator module to the position of the second stator module, and the second rotation direction is defined by a rotation from the position of the second stator module to the position of the first stator module; and
a first phase detector, configured on the stator;
wherein the first phase detector is configured at one side of the mechanical phase converting line, and the first phase detector and the first stator module are configured at the same side of the mechanical phase converting line;
wherein when the rotor stops rotating, the magnetic phase converting point remains within a range defined by an angle range having the mechanical phase converting line as a center line.

US Pat. No. 10,218,195

SWITCHING-TYPE CHARGING CIRCUIT CAPABLE OF QUICKLY DROPPING THE VOLTAGE AT THE INPUT END TO ZERO

ANPEC ELECTRONICS CORPORA...

6. A switching-type charging circuit, having an input end and an output end, wherein an input voltage is received by the input end of the switching-type charging circuit and an output voltage is correspondingly provided to a battery from the output end of the switching-type charging circuit, comprising:a first switch;
a current detection unit, connected to the first switch, detecting a current flowing through the first switch;
a switching circuit, connected to the input end of the switching-type charging circuit through the first switch, receiving the input voltage and providing the output voltage to the battery through an inductor;
a control circuit, connected between the inductor and the output end of the switching-type charging circuit, adjusting a duty cycle of the switching circuit according to the output voltage of the switching-type charging circuit; and
a comparator, wherein a non-inverting input end of the comparator is connected to the current detection unit, an inverting input end of the comparator receives a reference current signal, and an output end of the comparator is connected to the control circuit;
wherein the battery generates a second inductive current and the second inductive current flows to the first switch through the inductor when the input voltage of the switching-type charging circuit is cut off, the current detection unit outputs a current signal indicating the current flowing through the first switch, the comparator compares the current signal and the reference current signal and outputs a comparison result to the control circuit, and the control circuit decreases a working frequency of the switching circuit when the comparison result indicates that the current signal is larger than or equal to the reference current signal, such that the second inductive current of the battery decreases and the current flowing through the first switch decreases to be equal to or less than a preset current.

US Pat. No. 10,181,773

DETECTION DEVICE AND DETECTION METHOD OF ROTOR POSITION OF THREE-PHASE MOTOR

ANPEC ELECTRONICS CORPORA...

1. A detection device of a rotor position of a three-phase motor, used for detecting the rotor position of the three-phase motor in a standstill state, wherein a stator winding of the three-phase motor is composed of three coils, each coil has a phase end, and the detection device of the rotor position comprises:a full-bridge circuit electrically connected to each phase end;
a logic circuit electrically connected to the full-bridge circuit, configured for sequentially outputting six different voltage vectors to the full-bridge circuit to control the full-bridge circuit sequentially inducting two of the three coils, wherein the six voltage vectors have a sequential relationship and relate to a phase commutation of the full-bridge circuit to provide the operation of the three-phase motor;
a selector electrically connected to each phase end and the logic circuit, and configured for sequentially acquiring a voltage of the phase end of the non-inductive coil according to the six voltage vectors to generate six induced voltages; and
a processor electrically connected to the selector, configured for receiving the six induced voltages and having a rotor position table, wherein the rotor position table has six different electrical position sections, an electrical period is composed of the six electrical position sections, each electrical position section corresponds to the six voltage vectors, the six voltage vectors respectively have a predefined voltage value, and there is a predefined voltage relationship among the six predefined voltage values;
wherein the processor calculates an induced voltage relationship among the six induced voltages, finds out the predefined voltage relationship suitable for the induced voltage relationship in the rotor position table, and takes the electrical position section corresponding to the predefined voltage relationship as the rotor position.

US Pat. No. 10,164,556

CONTROL APPARATUS FOR ELIMINATING MAGNETIZING ERROR OF ROTOR IN DC MOTOR AND METHOD THEREOF

ANPEC ELECTRONICS CORPORA...

1. A control apparatus for eliminating a magnetizing error of a rotor in a DC motor, wherein said rotor in said DC motor is provided with 2N magnetic pole positions disposed therein for phase switching, and N is a positive integer no less than 1, said control apparatus comprising:a phase detector for detecting changes of states of said magnetic pole positions of said rotor in said DC motor to generate a periodical phase-switching signal;
at least one counter, coupled to said phase detector, for counting a count value related to a size of each of said magnetic pole positions of said rotor in said DC motor, an occupation ratio of each of said magnetic pole positions to said rotor in said DC motor and each of time intervals with respect to each of said magnetic pole positions, respectively, according to said periodical phase-switching signal;
a PWM signal generator, coupled to outputs of said counter and said phase detector, for periodically outputting 2N PWM signals, wherein said PWM signal generator adjusts each of said PWM signals outputted in order in a next cycle according to said count value, related to said size of each of said magnetic pole positions of said rotor in said DC motor, said occupation ratio of each of said magnetic pole positions to said rotor in said DC motor and each of said time intervals with respect to each of said magnetic pole positions, received in a current cycle;
a control circuit, coupled to outputs of said PWM signal generator and said phase detector, for outputting respectively a first direction driving signal, a second direction driving signal, a first logic signal and a second logic signal according to said PWM signals generated by said PWM signal generator and said periodical phase-switching signal generated by said phase detector; and
a full-bridge driving circuit, coupled to outputs of said control circuit and comprising two output terminals coupled to said DC motor, for alternately outputting a first output signal and a second output signal to said DC motor according to said first direction driving signal, said second direction driving signal, said first logic signal and said second logic signal from said control circuit so that said magnetic pole positions of said rotor in said DC motor change to drive said DC motor to rotate.

US Pat. No. 10,164,561

MOTOR CONTROL SYSTEM AND MOTOR CONTROL METHOD

ANPEC ELECTRONICS CORPORA...

1. A motor control system comprising:a motor; and
a control module providing at least one control signal to drive the motor, the control module including:
a processing module;
a duty cycle detecting module electrically connected to the processing module to receive a PWM signal of a system to output a duty cycle signal to the control module, the processing module providing the control signal to drive the motor according to the duty cycle signal;
a speed detecting module electrically connected to the processing module to provide a speed signal corresponding to the current motor speed;
a driving module electrically connected to the processing module to provide at least one driving signal to drive the motor; and
a setting module electrically connected to the processing module to set a configuration of the control module, the setting module including at least one target speed setting value;
wherein the processing module adjusts the control signal to drive the motor according to a duty cycle value of the duty cycle signal, a speed of the speed signal and the configuration.

US Pat. No. 10,161,384

FAN CONTROL CIRCUIT AND FAN CONTROL METHOD

ANPEC ELECTRONICS CORPORA...

1. A fan control circuit, for controlling a fan, comprising:a processing module;
a driving module, electrically connected to the processing module, generating at least one driving signal to drive the fan; and
a speed compensation module, electrically connected to the processing module and receiving a first voltage, wherein the first voltage is variable, the speed compensation module generates and transmits a speed-compensation parameter to the processing module according to the first voltage and a first waveform, and the processing module adjusts the driving signal according to the speed-compensation parameter such that the rotation speed of the fan is stable and remains constant, and being not adjusted by the variable first voltage;
wherein a voltage divider is defined at the exterior of the fan control circuit, the voltage divider receives the first voltage and generates a speed-compensation voltage, and the speed compensation module generates the speed-compensation parameter according to the speed-compensation voltage and the first waveform.

US Pat. No. 10,120,634

LED DISPLAY DEVICE

ANPEC ELECTRONICS CORPORA...

1. An LED display device, receiving image data from an image processor, the image data having a plurality of pixels, and the LED display device comprising:a plurality of LED modules, configured for displaying at least one partial image data, wherein each of the LED modules is divided into a plurality of unit blocks, each unit block has a plurality of gate drivers, a plurality of data drivers, and a display controller, and each gate driver connects to each data driver through an LED;
a transmitter, configured for selecting the corresponding pixels according to the at least one partial image data to be displayed on the LED modules, and dividing the selected pixels into a plurality of pixel arrays, wherein the pixel arrays respectively correspond to the unit blocks of the LED modules; and
a plurality of receivers, respectively coupled between the transmitter and the corresponding LED module, wherein each receiver receives the pixel arrays of the corresponding LED module and transmits the pixel arrays to the corresponding unit blocks;
wherein in each unit block, the display controller stores the corresponding pixel array and a plurality of logic signals having a time-sequence relationship, the display controller transmits the pixels of the corresponding pixel array in parallel to the data drivers according to the time-sequence relationship, and the display controller transmits the logic signals to the gate drivers according to the time-sequence relationship, to drive the corresponding gate driver and to turn-on the corresponding LED;
wherein in each unit block, the display controller sets a combination of the time-sequence relationship and a resolution of the pixels of the pixel array according to an external device.

US Pat. No. 10,122,278

CONTROL CIRCUIT OPERATING IN PULSE SKIP MODE AND VOLTAGE CONVERTER HAVING THE SAME

ANPEC ELECTRONICS CORPORA...

1. A control circuit operating in a pulse skip mode (PSM), adapted for a voltage converter and used for converting an input voltage into an output voltage by controlling an output-stage circuit of the voltage converter, wherein the output-stage circuit generates a feedback voltage related to the output voltage, the control circuit comprising:a pulse width modulation (PWM) generation circuit coupled to the output-stage circuit and configured for generating a first signal indicating the feedback voltage condition and a duty-cycle signal in a PWM mode by a first error amplifier;
a pulse skip circuit coupled to the output-stage circuit and the PWM generation circuit, configured for receiving the first signal, generating a second signal indicating the feedback voltage condition by a second error amplifier, generates a second comparator signal according to the second signal, and comparing the first signal with the second comparator signal to generate a standby signal in PSM, wherein a gain value of the second error amplifier is less than a gain value of the first error amplifier; and
a switch driving circuit coupled to the PWM generation circuit, the pulse skip circuit and the output-stage circuit and configured for receiving the duty-cycle signal and the standby signal;
wherein when the standby signal indicates that the first signal is less than the second comparator signal, the switch driving circuit operates in PSM and decreases the duty-cycle signal to generate a control signal to drive the output-stage circuit;
wherein when the standby signal indicates that the first signal is more than or equal to the second comparator signal, the switch driving circuit operates in the PWM mode and generates the control signal according to the duty-cycle signal to drive the output-stage circuit.

US Pat. No. 10,171,016

MOTOR DRIVING CIRCUIT

ANPEC ELECTRONICS CORPORA...

1. A motor driving circuit, including an output end for outputting a first output current along a first direction and a second output current along a second direction to drive a motor, the motor driving circuit comprising: a driving module providing a switching driving signal; a first output switch including a first end, a second end and a third end, the first end of the first output switch being electrically connected to a first reference voltage, the third end of the first output switch being electrically connected to the output end of the motor driving circuit, wherein the second end of the first output switch receives a switching driving signal of the driving module;a second output switch including a first end, a second end and a third end, the first end of the second output switch being electrically connected to the third end of the first output switch and the output end of the motor driving circuit, the third end of the second output switch being electrically connected to a second reference voltage, wherein the second end of the second output switch receives the switching driving signal of the driving module;
a first adjusting module including a first adjusting end and a second adjusting end, the first adjusting end of the first adjusting module being electrically connected to the second end of the first output switch, the second adjusting end of the first adjusting module being electrically connected to the output end of the motor driving circuit, wherein the first adjusting module has a first adjusting parameter; and
a second adjusting module including a first adjusting end and a second adjusting end, the first adjusting end being electrically connected to the second end of the first output switch, the second adjusting end of the second adjusting module being electrically connected to the output end of the motor driving circuit, wherein the second adjusting module has a second adjusting parameter;
wherein a rising slew rate of the first output current along the first direction is adjusted according to the first adjusting parameter of the first adjusting module, a falling slew rate of the first output current along the first direction is adjusted according to the second adjusting parameter of the second adjusting module;
wherein the first adjusting module includes: a first current mirror unit, including:
a first current mirror switch having a first end, a second end and a third end, the first end of the first current mirror switch being electrically connected to a third reference voltage; and a second current mirror switch having a first end, a second end and a third end, the first end of the second current mirror switch being electrically connected to the third reference voltage; and a first adjusting unit, including:
a first adjusting capacitor having a first end and a second end; a first adjusting switch having a first end, a second end and a third end; and
a second adjusting switch having a first end, a second end and a third end, wherein the third end of the first adjusting switch and the third end of the second adjusting switch are electrically connected to a fourth reference voltage;
wherein the second end of the first current mirror switch is electrically connected to the second end and the third end of the second current mirror switch, the third end of the first current mirror switch is electrically connected to the first adjusting end of the first adjusting module, the third end of the second current mirror switch is electrically connected to the first end of the second adjusting switch, the first end of the first adjusting switch is electrically connected to the second end of the second adjusting switch, the first end of the first adjusting switch is electrically connected to the second end of the first adjusting capacitor, and the first end of the first adjusting capacitor is electrically connected to the second adjusting end of the first adjusting module.

US Pat. No. 10,168,726

SELF-ADAPTIVE STARTUP COMPENSATION DEVICE

ANPEC ELECTRONICS CORPORA...

1. A self-adaptive startup compensation device, comprising:a reference voltage generating circuit, including:
first to fifth transistors, an input terminal of the first transistor is connected to a voltage source, an output terminal of the first transistor is connected to input terminals of the second and third transistors, an output terminal of the second transistor is connected to a control terminal of the second transistor, an input terminal of the fourth transistor and a control terminal of the fifth transistor, an output terminal of the third transistor is connected to a control terminal of the third transistor and an input terminal of the fifth transistor, the output terminal of the third transistor is grounded through a first capacitor, and output terminals of the fourth and fifth transistors are grounded;
first and second current mirrors, input terminals of the first current mirror are connected to the output terminal of the first transistor, first and second output terminals of the first current mirror are connected to input terminals of the second current mirror respectively, the second output terminal of the first current mirror is connected to control terminals of the first and fourth transistors; and
a DC-to-DC converter, including:
first and second transconductance amplifiers, a non-inverting input terminal of the first transconductance amplifier and an inverting input terminal of the second operational transconductance amplifier are connected to one terminal of the first capacitor that is connected to the third transistor, an inverting input terminal of the first transconductance amplifier and a non-inverting input terminal of the second operational transconductance amplifier are connected to the second output terminal of the first current mirror;
an error amplifier having a bias input terminal connected to an output terminal of the first transconductance amplifier, a first non-inverting input terminal connected to the one terminal of the first capacitor in a decreasing frequency mode, and a second non-inverting input terminal connected to the second output terminal of the first current mirror in a constant frequency mode;
a clock circuit having an input terminal connected to an output terminal of the second operational transconductance amplifier;
a PWM controller and a RAMP generator, each of which has one input terminal connected to an output terminal of the clock circuit;
a comparator having an inverting input terminal and a non-inverting input terminal which are connected to output terminals of the error amplifier and the RAMP generator respectively, and an output terminal connected to another input terminal of the PWM controller; and
a switch circuit connected to an inverting input terminal of the error amplifier and an output terminal of the PWM controller.